


EE247 Lecture 22

ADC Converters Pipelined ADCs

Pipelined A/D Converters

- Ideal operation
- Errors and correction
 - Redundancy
 - Digital calibration
- Implementation
 - Practical circuits
 - Stage scaling

Block Diagram




- Idea: Cascade several low resolution stages to obtain high overall resolution
- Each stage performs coarse A/D conversion and computes its quantization error, or "residue"

Characteristics


- Number of components (stages) grows linearly with resolution
- Pipelining
 - Trading latency for conversion speed
 - Latency may be an issue in e.g. control systems
 - Throughput limited by speed of one stage → Fast
- Versatile: 8...16bits, 1...200MS/s
- Many analog circuit non-idealities can be corrected digitally

Concurrent Stage Operation




- Stages operate on the input signal like a shift register
- New output data every clock cycle, but each stage introduces at least $\frac{1}{2}$ clock cycle latency

Data Alignment



- Digital shift register aligns sub-conversion results in time


Latency



[Analog Devices, AD 9226 Data Sheet]



Pipelined ADC Analysis

- Ignore timing and use simple static model




- Let's first look at "two-stage pipeline"
 - E.g.: Two cascaded 2-bit ADCs to get 4 bits of total resolution

Two Stage Example




- Using only one ADC: output contains large quantization error
- "Missing voltage" or "residue" ($-\epsilon_{q1}$)
- Idea: Use second ADC to quantize and add $-\epsilon_{q1}$

Two Stage Example



- Use DAC to compute missing voltage
- Add quantized representation of missing voltage
- Why does this help? How about ϵ_{q2} ?


Two Stage Example



- Fine ADC is re-used 2^2 times
- Fine ADC's full scale range needs to span only 1 LSB of coarse quantizer


$$\epsilon_{q2} = \frac{V_{ref2}}{2^2} = \frac{V_{ref1}}{2^2 \cdot 2^2}$$

Two Stage Pipelined ADC Transfer Function




Two Stage (2+2) Pipelined ADC


4-bit Flash ADC



Ideal 2+2 pipelined ADC
(2-step flash)




Cascading More Stages




- LSB of last stage becomes very small
- Impractical to generate several V_{ref}

Inter-Stage Gain Elements



- Practical pipelines use single V_{ref}
- Precision requirements decrease down the pipe
 - Advantageous for noise, matching (later)


Complete Pipeline Stage



Errors

- We cannot build perfect ADCs, DACs and gain elements
- How can we tolerate/correct errors?
- Let's first look at sub-ADC errors
- Assumptions:
 - Ideal DAC, ideal gain elements

ADC Model



$$D_{out} = V_{in,ADC} + \epsilon_{q1} \left(1 - \frac{G_1}{G_{d1}} \right) + \frac{\epsilon_{q2}}{G_{d1}} \left(1 - \frac{G_2}{G_{d2}} \right) + \dots + \frac{\epsilon_{q(n-1)}}{\prod_{j=1}^{n-2} G_{dj}} \left(1 - \frac{G_{(n-1)}}{G_{d(n-1)}} \right) + \frac{\epsilon_{qn}}{\prod_{j=1}^{n-1} G_{dj}}$$

ADC Model

- If the "Analog" and "Digital" gain/loss match exactly, we get:


$$D_{out} = V_{in,ADC} + \frac{\epsilon_{qn}}{\prod_{j=1}^{n-1} G_j}$$

$$B_{ADC} = B_n + \sum_{j=1}^{n-1} \log_2 G_j$$

Observations


- The aggregate **ADC resolution is independent of sub-ADC resolution**
- *Effective* stage resolution $B_j = \log_2(G_j)$
- **Conversion error does not (directly) depend on sub-ADC errors!**
- Only error term in D_{out} contains quantization error of last stage
- So why do we care about sub-ADC errors?
 - Go back to two stage example

Sub-ADC Errors




Sub-ADC Errors

Ideal 2-Stage Pipelined ADC




0111 (7)

2-Stage Pipelined ADC with Coarse ADC Comp. Offset



1000 (WRONG)


1st-Stage Comparator Offset




Three Ways to Deal with Errors...

- All involve "sub-ADC redundancy"
- Redundancy in stage that produces errors
 - Choose gain for 2nd stage $< 2^{B1}$
 - Higher resolution sub-ADC
- Redundancy in succeeding stage(s)


(1) Inter-Stage Gain Following 1st stage $< 2^{B_1}$



Correction Through Redundancy




(2) Higher Resolution Sub-ADC



- Keep G_1 precise power of two (e.g. keep $G_1=4$)
- Add extra decision levels in sub-ADC (e.g. add 1 extra bit to 1st stage)
- E.g. $B_1=B_{1eff}+1$
- ❖ Ref: Singer et. al., VSLI1996


(3) Over-Range Accommodation Through Increase in Following Stage Resolution



- No redundancy in stage with errors
- Add extra decision levels in succeeding stage
- ❖ Ref: Opris et. al., JSSC 12/1998

Redundancy


- The preceding analysis applies to any stage in an n-stage pipeline
- Can always perceive a multi-stage pipelined ADC as a single stage + backend ADC



Redundancy

- In literature, sub-ADC redundancy schemes are often called "digital correction" – a misnomer!
- No error correction takes place
- We can **tolerate** sub-ADC errors as long as:
 - The residues stay "within the box", or
 - Another stage downstream "returns the residue to within the box" before it reaches last quantizer
- Let's calculate tolerable errors for popular "1.5 bits/stage" topology


1.5 Bits/Stage Example



- Comparators placed strategically to minimize overhead
- $G=2$
- $B_{\text{eff}} = \log_2 G = \log_2 2 = 1$
- $B = \log_2(2+1) = 1.589\dots$

❖ Ref: Lewis et. al., JSSC 3/1992


3-Stage 1.5-bps Pipelined ADC



- All three stages
→ Comparator with offset
- Overall transfer curve
 - ❑ No missing codes
 - ❑ Some DNL error


Ref: S. Lewis et al, "A 10-b 20-MS/s Analog-to-Digital Converter," J. Solid-State Circ., pp. 351-8, March 1992

Inter-Stage Amplifier Offset



- Input referred converter offset – usually no problem
- Equivalent sub-ADC offset - accommodated through adequate redundancy


Gain Errors



$$D_{out} = V_{in,ADC} + \epsilon_{q1} \left(1 - \frac{G_1 + \delta}{G_{d1} + \delta} \right) + \frac{\epsilon_{q2}}{G_{d1}} \left(1 - \frac{G_2}{G_{d2}} \right) + \dots + \frac{\epsilon_{q(n-1)}}{\prod_{j=1}^{n-2} G_{dj}} \left(1 - \frac{G_{(n-1)}}{G_{d(n-1)}} \right) + \frac{\epsilon_{qn}}{\prod_{j=1}^{n-1} G_{dj}}$$

→ Small amount of gain error can be tolerated

Interstage Gain Error



Gain Errors

- Gain error can be compensated in digital domain – "Digital Calibration"
- Problem: Need to measure/calibrate digital correction coefficient
- Example: Calibrate 1-bit first stage
- Objective: Measure G in digital domain

ADC Model

$G \cdot V_{in}$

$G \cdot \left(V_{in} - \frac{V_{ref}}{2} \right)$

$$V_{res1} = G \cdot (V_{in} - V_{DAC})$$

$$V_{DAC}(D=0) = 0$$

$$V_{DAC}(D=1) = V_{ref} / 2$$

EECS 247 Lecture 22: Data Converters

© 2005 H.K. Page 37

Calibration – Step 1

$$V_{res1}^{(1)} = G \cdot (V_{in} - V_{ref} / 2)$$


$$D_{back}^{(1)} = G \cdot \frac{(V_{in} - V_{ref} / 2)}{V_{ref}} \rightarrow \text{store}$$

EECS 247 Lecture 22: Data Converters

© 2005 H.K. Page 38

V_{res1}

Calibration – Step 2



$$V_{res1}^{(2)} = G \cdot (V_{in} - 0)$$

$$D_{back}^{(2)} = G \cdot \frac{(V_{in} - 0)}{V_{ref}} \rightarrow \text{store}$$


Calibration – Evaluate

$$D_{back}^{(1)} = G \cdot \frac{(V_{in} - V_{ref}/2)}{V_{ref}}$$

$$-D_{back}^{(2)} = G \cdot \frac{(V_{in} - 0)}{V_{ref}}$$

$$D_{back}^{(1)} - D_{back}^{(2)} = \frac{1}{2} \cdot G$$


Accuracy Bootstrapping



$$D_{out} = V_{in,ADC} + \epsilon_{q1} \left(1 - \frac{G_1}{G_{d1}} \right) + \frac{\epsilon_{q2}}{G_{d1}} \left(1 - \frac{G_2}{G_{d2}} \right) + \dots + \frac{\epsilon_{q(n-1)}}{\prod_{j=1}^{n-2} G_{dj}} \left(1 - \frac{G_{(n-1)}}{G_{d(n-1)}} \right) + \frac{\epsilon_{qn}}{\prod_{j=1}^{n-1} G_{dj}}$$

- Highest sensitivity to gain errors in front-end stages

"Accuracy Bootstrapping"



→ Calibration in opposite direction...


Ref:

A. N. Karanicolas et al., "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *IEEE J. Of Solid-State Circuits*, pp. 1207-15, Dec. 1993

E. G. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs," *TCAS II*, pp. 143-153, March 1995


L. Singer et al., "A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz," *ISSCC 2000, Digest of Tech. Papers.*, pp. 38-9

DAC Errors




- Can be corrected digitally as well
- Same calibration concept as gain errors

DAC Calibration – Step 1



- $\epsilon_{DAC}(0)$ equivalent to offset - ignore

DAC Calibration – Step $2 \dots 2^{B_1}$



- Stepping through DAC codes $1 \dots 2^{B_1}-1$ yields all incremental correction values

Calibration Hardware





Fig. 7. Calibration hardware.


- Digital is "free" and easier to build than precise analog circuits...

Ref: E. G. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs," TCAS II, pp. 143-153, March 1995

Amplifier Nonlinearity



Amplifier Nonlinearity



Ref: B. Murmann and B. E. Boser, "A 12-b, 75MS/s Pipelined ADC using Open-Loop Residue Amplification," *ISSCC Dig. Techn. Papers*, pp. 328-329, 2003

Measurement Results 12bit ADC w Extra 2bits for Calibration

