	Data

Instruction Format

Administrivia

Summary

CS 61c: Great Ideas in Computer Architecture MIPS Instruction Formats

Instructor: Alan Christopher

July 2, 2014

Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	

Review

- New registers: \$a0-\$a3, \$v0-\$v1, \$ra, \$sp
- New instructions: slt, la, li, jal, jr
- Saved registers: \$s0-\$s7, \$sp, \$ra
- Volatile registers: \$t0-\$t9, \$v0-\$v1, \$a0-\$a3
 - CalleR saves volatile registers it is using before making a procedure call
 - CalleE saves saved registers it uses and restores before returning



Question: Which statement below is **TRUE** about converting the following C code to MIPS?

```
int factorial(int n) {
    if(n == 0) return 1;
    else return(n*factorial(n-1));
}
```

(blue) We do not need to move the stack at all.
(green) We must save \$ra on the stack.
(purple) We could copy \$a0 to \$a1 to store n across recursive calls.
(yellow) We must save \$a0 on the stack to save it across recursive calls.



Question: Which statement below is **TRUE** about converting the following C code to MIPS?

```
int factorial(int n) {
    if(n == 0) return 1;
    else return(n*factorial(n-1));
}
```

(blue) We do not need to move the stack at all.
(green) We must save \$ra on the stack.
(purple) We could copy \$a0 to \$a1 to store n across recursive calls.
(yellow) We must save \$a0 on the stack to save it across recursive calls.

Instruction Format

Administrivia

Summary

Great Idea #1: Levels of Representation/Interpretation



Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

Instructions as Data	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	

Outline

Instructions as Data The Stored-Program Concept

Instruction Formats R-Type

Administrivia

Instruction Formats I-Type J-Type

Summary

Instructions as Data •0000	Instruction Formats	Administrivia	Instruction Formats 0000000000000000000 00000	
The Stored-Program Concept				

Big Idea: Stored-Program Concept

Encode instructions as binary data

 Instructions can be stored in memory and read/written just like data

Simplifies SW/HW of computer

- Same memory technology for instructions and data (because instructions are data)
- Stored in memory, so both instructions and data words have addresses
 - A program is just an array of instructions
 - Jump/branch logic is just a special form of pointer arithmetic!

Instructions as Data 0●000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
The Stored-Program Concept				

Binary Compatibility

- Programs are (often) distributed in binary form
 - Programs bound to specific instruction set
 - e.g. different versions for (old) Macs vs. PCs
- New machines want to run old programs ("binaries"), as well as programs compiled to new instructions
- Leads to *backward compatible* instruction sets that evolve over time.
 - The selection of x86 in 1981 for 1st IBM PC is a major reason PCs still use x86 instruction set; you could run a program from 1981 PC today.
 - One of the reason x86 is such an ugly language it's accumulated a lot of cruft.

Instructions as Data 00●00	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
The Stored-Program Concept				

Instructions as Bits I

- Currently all data we work with is in words (except chars)
 - All registers are a word wide
 - Iw and sw both access one word of memory
- How do we want to represent instructions?
 - Remember: computer only sees 1s and 0s, so "add \$t0,\$t0,\$0" is meaningless
 - KISS: data is in words, put instructions in words too

Instructions as Data 000●0	Instruction Formats 0000000	Administrivia	Instruction Formats 0000000000000000000 00000	
The Stored-Program Concept				

Instructions as Bits II

- Divide the 32 bits of an instruction into *fields*
 - Each field tells the processor something about the instruction
 - Could use different fields for every instruction, but regularity makes life simpler for the hardware designer, and the ISA designer
- Define 3 types of instruction formats:
 - R-type
 - I-type
 - J-type

Instructions as Data 0000●	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
The Stored-Program Concept				

Instruction formats

- I-type: instructions with immediates, lw,sw (offset is an immediate), and beq/bne
 - Does not include shift instructions
- J-type: j and jal
 - Does not include jr
- R-type: Everything else

Instructions as Data 00000	Instruction Formats	Administrivia	Instruction Formats 000000000000000000000000000000000000	

Outline

Instructions as Data The Stored-Program Concept

Instruction Formats R-Type

Administrivia

Instruction Formats I-Type J-Type

Summary

Instructions as Data 00000	Instruction Formats ●000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Instructions I

- ▶ Define *fields* of with widths: 6 + 5 + 5 + 5 + 6 = 3231 06 5 5 5 5 6
- Each field has a name:

3	1						0
	opcode	rs	rt	rd	shamt	funct]

- Each field is viewed as its own unsigned int
 - ► 5-bit fields can represent any number 0-31, while 6-bit fields can represent any number 0-63

Instructions as Data 00000	Instruction Formats 0●00000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Instructions II

- opcode (6): Partially specifies operation
 - 0 for all R-type instructions
- funct (6): Specifies the instruction, when combined with the opcode
- How many R-type instructions can we encode?

Instructions as Data 00000	Instruction Formats 0●00000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Instructions II

- **opcode** (6): Partially specifies operation
 - 0 for all R-type instructions
- funct (6): Specifies the instruction, when combined with the opcode
- How many R-type instructions can we encode?
 - Opcode is fixed, so 64
- Why not one 12-bit field?
 - Makes life easier for the other instruction formats, as we'll see.

Instructions as Data 00000	Instruction Formats 000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Instructions III

- rs (5): specifies the register containing the 1st operand ("source register")
- rt (5): specifies the register containing the 2nd operand ("target register")
- rd (5): specifies the register which receives the result ("destination register")
- Recall: MIPS has 32 registers
 - Register specifier fits perfectly in 5-bit field
- These map intuitively to instructions
 - \blacktriangleright e.g. add dst, src1, src2 \rightarrow add rd, rs, rt
 - Depending on instruction, some fields may not be used

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Instructions IV

shamt (5): The amount a shift instruction will shift by

- Shifting a 32-bit word by more than 31 is useless
- This field is set to 0 in all but shift instructions
- Use your Green Sheet for a detailed description of field usage and instruction type for each instruction

Instructions as Data 00000	Instruction Formats 0000€00	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Example

```
MIPS Instruction
      add $8, $9, $10
Pseudo-code
      R[rd] = R[rs] + R[rt]
Fields:
       opcode = 0 (from Green Sheet)
       funct = 32 (from Green Sheet)
       rd = 8 (destination)
       rs = 9 (first operand)
       rt = 10 (second operand)
       shamt = 0 (not a shift)
```

Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

R-Type Example

MIPS Instruction: add \$8, \$9, \$10

3	1 Field representation (decimal)					0
	0	9	10	8	0	32
31 Field representation (binary)						0
	0000 00	01 001	0 1010	0100 0	000 00	10 0000

hex representation: 0x012A4020 decimal representation: 19546144

This is your first machine language instruction

Instructions as Data 00000	Instruction Formats 000000●	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

NOP

- What is the instruction 0x0000000?
 - opcode is 0, so it must be an R-type

Instructions as Data 00000	Instruction Formats 000000●	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

NOP

- What is the instruction 0x00000000?
 - opcode is 0, so it must be an R-type
- Using Green sheet, translates into
 - sll \$0, \$0, 0
 - What does this do?

Instructions as Data 00000	Instruction Formats 000000●	Administrivia	Instruction Formats 000000000000000000000000000000000000	
R-Type				

NOP

- What is the instruction 0x00000000?
 - opcode is 0, so it must be an R-type
- Using Green sheet, translates into
 - sll \$0, \$0, 0
 - What does this do? NOTHING!
- This is a special instruction called a nop (short for "no operation")

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	

Outline

Instructions as Data The Stored-Program Concept

Instruction Formats R-Type

Administrivia

Instruction Formats I-Type J-Type

Summary

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	

Administrivia

Midterm exam room and time finalized

- ▶ 5-8pm, 07/21
- 2050 VLSB
- Proj1/hw2 status check

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats	

Outline

Instructions as Data The Stored-Program Concept

Instruction Formats R-Type

Administrivia

Instruction Formats I-Type J-Type

Summary

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats •000000000000000000000000000000000000	
I-Type				

I-Type Instructions I

- What about instructions with immediates?
 - 5-bit and 6-bit fields too small for most immediates
- Ideally, MIPS would only have one instruction format (simplicity)
 - But need to support larger immediates, so compromise
- Define a new instruction format which is partially consistent with R-Type

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

I-Type Instructions II

De	efine fields	s of with	widths:	6 + 5 + 5 + 16 = 32	
3	1				С
	6	5	5	16	

Field names:

31

1				
opcode	rs	rt	immediate	

2

- Important: The first three fields are consistent with R-Type instructions
 - Most importantly, opcode is still the the same place (this is why we split up funct and opcode)

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Туре				

I-Type Instructions III

- **opcode** (6): uniquely specifies the instruction
 - All I-Type instructions have non-zero opcode (why?)
- **rs** (5): specifies a register operand
 - Not always used
- rt (5): specifies register that receives result of computation ("target register")
 - Name makes more sesnse for I-Type instructions than it did for R-Type

Instructions as Data	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

I-Type Instructions IV

- immediate (16):
 - All computations done in words, so 16 bit immediate must be extended to 32 bits
 - Green sheet specifies zeroExtImm or signExtImm based on instruction
 - Usually the "sensible thing" is done, but not always, so it's best to check when in doubt
- Can represent 2¹⁶ different immediates
 - Large enough for the vast majority of constants
 - Load values into a register first when need larger constants

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

I-Type Example

 MIPS Instruction: addi \$21, \$22, -50
 Pseudo-code R[rt] = R[rs] + SignExtImm
 Fields: opcode = 8 (from Green Sheet) rs = 22 (source register) rt = 21 (target register) imm = -50 (could also specify in hex)

Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

I-Type Example

	MIPS	Instruction:	addi	\$21,	\$22,	-50	
--	------	--------------	------	-------	-------	-----	--

31	Field representation	(decimal)	(
----	----------------------	-----------	---

	8	22	21	-50	
31 Field representation (binary) (С
	0010 00	10 110	1 0101	1111 1111 1100 1110	

hex representation: 0x22D5FFCE decimal representation: 584449998

Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Question: Which instruction has the same representation as 35₁₀?

Instruction	OPCODE/FUNCT	Register name:numbers
subu	0/35	0: \$0
lw	35/	8-15: \$t0-\$t7
addi	8/	16-23: \$s0-\$s7

```
(blue) subu $s0, $s0, $s0
(green) lw $0, 0($0)
(purple) addi $0, $0, 35
(yellow) subu $0,$0,$0
```

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Question: Which instruction has the same representation as 35₁₀?

Instruction	OPCODE/FUNCT	Registe	r name:numbers
subu	0/35	0:	\$0
lw	35/	8-15:	\$t0-\$t7
addi	8/	16-23:	\$s0-\$s7

```
(blue) subu $s0, $s0, $s0
(green) lw $0, 0($0)
(purple) addi $0, $0, 35
(yellow) subu $0,$0,$0
```

Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Large Immediates

- How do we deal with 32-bit immediates?
 - Sometimes want to use immediates not in the range [−2¹⁵, 2¹⁵) with addi, 1w ,sw, slti
 - Bitwise operations with 32-bit numbers
- Solution: Don't mess with instruction formats, just add a new instruction
- Load Upper Immediate (lui)
 - lui reg, imm
 - Moves 16-bit imm into upper half of reg (bits 16-31) and zeros out the lower half (bits 0-15)

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Туре				

lui Example

- Want: addiu \$t0, \$t0, 0xABABCDCD
 - This is a pseudo-instruction!

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats	
I-Туре				
lui Example				
Want: ac	ldiu \$t0, \$t0,	OxABABCDCD		
This	is a pseudo-instruc	tion!		
 Translate 	s into:			
lui \$a [.]	t, OxABAB	# upper 16		
ori \$a [.]	t, \$at, OxCDCD	# lower 16		
addu \$t	0, \$t0, \$at	# move		
CanNote	efficiently handle 3 :: only assember sh	2-bit immediates no ould use \$at	w!	

		00000000000000000 00000
I-Type		
lui	Example	
	▶ Want: addiu \$t0, \$t0,	OxABABCDCD
	This is a pseudo-instruc	tion!
	Translates into:	
	lui \$at, OxABAB	# upper 16
	ori \$at, \$at, 0xCDCD	# lower 16
	addu \$t0, \$t0, \$at	# move
	Can efficiently handle 3:Note: only assemblr shote:	2-bit immediates now! ould use \$at
	Could we handle 32 bit im	mediates without a lui instruction?

Instruction Formats

	0000000 000000000000000000000000000000
I-Type	
lui	Example
	▶ Want: addiu \$t0, \$t0, 0xABABCDCD
	This is a pseudo-instruction!
	 Translates into:
	lui \$at, OxABAB
	ori \$at, \$at, 0xCDCD # lower 16
	addu \$t0, \$t0, \$at
	 Can efficiently handle 32-bit immediates now! Note: only assember should use \$at
	Could we handle 32 bit immediates without a lui instruction?
	Sure! Break lui into ori and sll:
	ori \$at, \$0, OxABAB
	sll \$at, \$at, 16
	 So lui doesn't make our code more powerful, but it does make it more efficient.

Instruction Formats

Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 00000000000000000000 00000	
I-Type				

Branching Instructions

beq and bne

- Need to specify an address to go to
- Also take two registers to compare
- ► Use I-Type:

31

0

opcode	rs	rt	immediate

- opcode specifies beq vs. bne
- rs and rt specify registers
- How to use immediate to specify addresses?

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
L Turne				

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)</p>
 - Function calls and unconditional jumps usually handled with jump instructions (J-Type)
- Recall: Instructions stored in a single segment of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's complement offset to PC
 - Branches generally change the PC by a small amount
 - \blacktriangleright can specify $\pm 2^{15}$ addresses around the PC
- So just how much memory can we reach?

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Branching Reach

- Recall: MIPS uses 32-bit address
 - Memory is byte-addressed
- Instructions are word-aligned
 - Address is always a multiple of 4, meaning it ends with 0b00 in binary
 - Number of bytes to add to the PC will always be a multiple of 4
- Immediate specifies words instead of bytes
 - Can branch $\pm 2^{15}$ words
 - Can reach 2^{16} instructions = 2^{18} bytes around the PC

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Branch Calculation

- If we don't take the branch:
 - PC = PC+4 = next instruction
- If we do take the branch
 - PC = (PC+4)+(Immediate*4)
- Observe:
 - immediate is number of *instructions* to jump, either forward (positive), or backwards (negative)
 - Branch from PC+4 for hardware reasons

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Branch Example

MIPS Code:

Loop: beq \$9, \$0, End addu \$8, \$8, \$10 # 0 addiu \$9, \$9, -1 # 1 j Loop # 2 End: <some instr> # 3

I-Type fields:

opcode = 4	(from Green Sheet)
rs = 9	(source register)
rt = 0	(target register)
imm = ???	

Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Branch Example

MIPS Code:

Loop: beq \$9, \$0, End addu \$8, \$8, \$10 # 0 addiu \$9, \$9, -1 # 1 j Loop # 2 End: <some instr> # 3

I-Type fields:

opcode = 4 (from Green Sheet)
rs = 9 (source register)
rt = 0 (target register)
imm = 3

Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Туре				

Branch Example

► MIPS Code:

Loop:	beq	\$9,	\$0,	End		
	addu	\$8,	\$8,	\$10	#	0
	addiu	\$ 9,	\$ 9,	-1	#	1
	j	Loop	<u>,</u>		#	2
End:	<some< td=""><td>inst</td><td>tr></td><td></td><td>#</td><td>3</td></some<>	inst	tr>		#	3

3	1	Field r	epresent	ation (decimal)	0
	4	9	0	3	
3	1	Field	represent	tation (binary)	0
	000100	01001	00000	000000000000011	

Instructor: Alan Christopher

CS 61c: Great Ideas in Computer Architecture

	Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Туре	I-Type				

Questions on PC-Addressing

Does the value in branch immediate field change if we move the code?

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
I-Type				

Questions on PC-Addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no
- What do we do if destination is > 2¹⁵ instructions away from branch?
 - Use a jump

beq \$s0, \$0, far \longrightarrow bne \$s0, \$0, next #next inst j far next: #next inst

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 0000000000000000000 00000	
I-Type				
Technology B	reak			

Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats	
J-Type				

J-Type Instructions I

- For branches we assumed that we won't want to branch too far, so we can specify a *change* in the PC
- For true jump instructions (j and jal) we may want to jump to anywhere in memory
 - Ideally, we could specify a 32-bit memory address to which to jump
 - Unfortunately, we can't fit a 32-bit address and a 6-bit opcode into 32 bits

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats ○○○○○○○○○○○○○○○○○ ○●○○○	
J-Type				

J-Type Instructions II

Define fields of with widths: 6 + 26 = 32
 31



0

0

Field names:

31

opcode Jump Address

Key Concepts:

- Keep opcode field identical to R-Type and I-Type for consistency
- Collapse all other fields to make room for large jump address

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats	
J-Type				

J-Type Instructions III

- ▶ We can specify 2²⁶ addresses
 - Still going to word-aligned instructions, so add 0b00 to the last two bits (i.e. multiply by 4)
 - Still only have 28 bits of 32-bit address

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
J-Type				

J-Type Instructions III

- ▶ We can specify 2²⁶ addresses
 - Still going to word-aligned instructions, so add 0b00 to the last two bits (i.e. multiply by 4)
 - Still only have 28 bits of 32-bit address
- Take the 4 highest order bits from the PC
 - Cannot reach *everywhere*, but adequate in almost all circumstances
 - Only a problem if code straddles a 256MiB boudnary
- If necessary, use 2 jumps or jr instead

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000000000000000	
J-Type				

J-Type Instructions IV

Jump instruction

New PC = { (PC+4)[31..28], jump address, 0b00 }

- ► Note:
 - \blacktriangleright { , , } means concatenation
 - Array indexing: [31..28] means highest 4 bits of PC
 - For hardware reasons, use PC+4 instead of PC

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats ○○○○○○○○○○○○○○○○○○ ○○○○●	
J-Type				

When combining two compiled C files into one MIPS executable, we can compile them independently and then merge them together.

Question: When merging two or more binaries:

- 1. Jump instructions don't require any changes
- 2. Branch instructions don't require any changes



Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats ○○○○○○○○○○○○○○○○○○○ ○○○○●	
J-Type				

When combining two compiled C files into one MIPS executable, we can compile them independently and then merge them together.

Question: When merging two or more binaries:

- 1. Jump instructions don't require any changes
- 2. Branch instructions don't require any changes



Instructor: Alan Christopher CS 61c: Great Ideas in Computer Architecture

Instructions as Data	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000 000000	Summary

Outline

Instructions as Data The Stored-Program Concept

Instruction Formats R-Type

Administrivia

Instruction Formats I-Type J-Type

Summary

Instructions as Data 00000	Instruction Formats 0000000	Administrivia	Instruction Formats 000000000000000000000000 000000	Summary

And in Conclusion

- The Stored Program concept is very powerful
 - Instructions can be treated and manipulated the same way as data in both hardware and software
- MIPS Machine language instructions:

R:	opcode	rs	rt	rd	shamt	funct
I:	opcode	rs	rt	immediate		
J:	opcode	code jump address				

 Branches use PC-relative addressing, jumps use (pseudo)absolute addressing