



Lecturer SOE
Dan Garcia

`inst.eecs.berkeley.edu/~cs61c`
UCB CS61C : Machine Structures

Lecture 33 – Virtual Memory I
2011-11-14

8 TB SOLID STATE DRIVE (SSD)!

OCZ has showcased an 8 TB solid state drive (the biggest HDD is only 4 TB, they've caught up!) Unfortunately, it's not released yet and the price will be astronomical.



<http://news.softpedia.com/news/OCZ-Showcases-4TB-and-8TB-SSDs-at-CeBIT-2011-187631.shtml>


Review

- **Pipelining is an important form of ILP**
- **Challenges are hazards**
 - Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in 5 stage pipeline
 - Load delay slot / interlock necessary
- **More aggressive performance:**
 - Longer pipelines
 - Superscalar
 - Out-of-order execution
 - Speculation



More details on our 1970 e-reader


- Each page only 32 B
 - 5 bits to specify the byte within a particular page
 - The “page offset”
- 4 physical pages
- What if you had a wireless connection to a disk that could hold 8 pages...
 - What illusion / abstraction could we provide to the user?



BINGO! Make them think they have 8!

- We'll distinguish
 - "physical" memory "resident" to the device
 - E.g., 4 pages
 - "virtual" memory that the user should use
 - E.g., 8 pages
- What's needed to keep track of **which** page is in memory & where


#	Virtual
0	Dear diary
1	One day...
2	Yesterday...
3	
4	OMG, did u...
5	
6	Occupy Cal!
7	CS61C is great!



We need a "page table"

#	Frame # (physical page)	Valid (resident)
0		
1	3	True
2	1	True
3		
4		
5		
6	0	True
7	2	True

#	Virtual
0	Dear diary
1	One day...
2	Yesterday...
3	
4	OMG, did u...
5	
6	Occupy Cal!
7	CS61C is great!



Page Table

Let's see a simulation of our e-journal!

Physical Memory

Page 0 Frame	P1Of0	P1Of1	P1Of2	P1Of3	P1Of4	P1Of5	P1Of6	P1Of7
	P1Of8	P1Of9	P1Of10	P1Of11	P1Of12	P1Of13	P1Of14	P1Of15
	P1Of16	P1Of17	P1Of18	P1Of19	P1Of20	P1Of21	P1Of22	P1Of23
	P1Of24	P1Of25	P1Of26	P1Of27	P1Of28	P1Of29	P1Of30	P1Of31
Page 1 Frame	P6Of0	P6Of1	P6Of2	P6Of3	P6Of4	P6Of5	P6Of6	P6Of7
	P6Of8	P6Of9	P6Of10	P6Of11	P6Of12	P6Of13	P6Of14	P6Of15
	P6Of16	P6Of17	P6Of18	P6Of19	P6Of20	P6Of21	P6Of22	P6Of23
	P6Of24	P6Of25	P6Of26	P6Of27	P6Of28	P6Of29	P6Of30	P6Of31
Page 2 Frame	P3Of0	P3Of1	P3Of2	P3Of3	P3Of4	P3Of5	P3Of6	P3Of7
	P3Of8	P3Of9	P3Of10	P3Of11	P3Of12	P3Of13	P3Of14	P3Of15
	P3Of16	P3Of17	P3Of18	P3Of19	P3Of20	P3Of21	P3Of22	P3Of23
	P3Of24	P3Of25	P3Of26	P3Of27	P3Of28	P3Of29	P3Of30	P3Of31
Page 3 Frame	P4Of0	P4Of1	P4Of2	P4Of3	P4Of4	P4Of5	P4Of6	P4Of7
	P4Of8	P4Of9	P4Of10	P4Of11	P4Of12	P4Of13	P4Of14	P4Of15
	P4Of16	P4Of17	P4Of18	P4Of19	P4Of20	P4Of21	P4Of22	P4Of23
	P4Of24	P4Of25	P4Of26	P4Of27	P4Of28	P4Of29	P4Of30	P4Of31

Virtual Memory

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

Translation Lookaside Buffer

Virtual Page Number	Physical Page Number
1	0
6	1
3	2
4	3

TLB Hits TLB Misses

Page Table

Frame Number	Valid Bit
0	0
1	1
2	0
3	2
4	3
5	0
6	1
7	0

Page Hits Page Faults

Address Reference String

39
DB
62
83
8F
41
85
EE
35
83

Auto Generate Add. Ref. S...
Self Generate Add. Ref. Str.

Virtual Address Bits

PAGE OFFSET

Physical Address Bits


PAGE OFFSET

PROGRESS UPDATE *The page is brought in from disk to memory into frame 3. Highlighted in black is the required word at offset 3.*

Restart Next Back



Another View of the Memory Hierarchy



Memory Hierarchy Requirements

- If Principle of Locality allows caches to offer (close to) speed of cache memory with size of DRAM memory, then recursively why not use at next level to give speed of DRAM memory, size of Disk memory?
- While we're at it, what other things do we need from our memory system?



Memory Hierarchy Requirements

- Allow multiple **processes** to simultaneously occupy memory and provide protection – don't let one program read/write memory from another
- Address space – give each program the **illusion** that it has its own private memory
 - Suppose code starts at address 0x40000000. But different processes have different code, both residing at the same address. So each program has a different view of memory.




Virtual Memory

- **Next level in the memory hierarchy:**
 - Provides program with illusion of a very large main memory:
 - Working set of “pages” reside in main memory - others reside on disk.
- **Also allows OS to share memory, protect programs from each other**
- **Today, more important for **protection** vs. just another level of memory hierarchy**
- **Each process thinks it has all the memory to itself**
- **(Historically, it predates caches)**



Virtual to Physical Address Translation



- Each program operates in its own virtual address space; ~only program running
- Each is protected from the other
- OS can decide where each goes in memory
- Hardware gives virtual \Rightarrow physical mapping




Analogy

- Book title like **virtual address**
- Library of Congress call number like **physical address**
- Card catalogue like **page table**, mapping from book title to call #
- On card for book, in local library vs. in another branch like **valid bit** indicating in main memory vs. on disk
- On card, available for 2-hour in library use (vs. 2-week checkout) like **access rights**



Simple Example: Base and Bound Reg




Enough space for User D,
but discontinuous
("fragmentation problem")


- Want:
 - discontinuous mapping
 - Process size \gg mem
 - Addition not enough!
- \Rightarrow use Indirection!

Mapping Virtual Memory to Physical Memory

- Divide into equal sized chunks (about 4 KB - 8 KB)
- Any chunk of Virtual Memory assigned to any chunk of Physical Memory ("page")



Paging Organization (assume 1 KB pages)



Virtual Memory Mapping Function

- Cannot have simple function to predict arbitrary mapping
- Use table lookup of mappings

Page Number	Offset
-------------	--------


- Use table lookup (“Page Table”) for mappings: Page number is index
 - Virtual Memory Mapping Function
 - Physical Offset = Virtual Offset
 - Physical Page Number = PageTable[Virtual Page Number]
- (P.P.N. also called “Page Frame”)



Address Mapping: Page Table

Virtual Address:

page no. offset



Page Table located in physical memory



Page Table

- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways, all up to the operating system, to keep this data around
- Each process running in the operating system has its own page table
 - “State” of process is PC, all registers, plus page table
 - OS changes page tables by changing contents of Page Table Base Register



Requirements revisited

- Remember the motivation for VM:
- **Sharing memory with protection**
 - Different physical pages can be allocated to different processes (sharing)
 - A process can only touch pages in its own page table (protection)
- **Separate address spaces**
 - Since programs work only with virtual addresses, different programs can have different data/code at the same address!
- What about the memory hierarchy?



Page Table Entry (PTE) Format

- Contains either Physical Page Number or indication not in Main Memory
- OS maps to disk if Not Valid ($V = 0$)

Page Table

...		
V	A.R.	P. P.N.
Val	Access	Physical
-id	Rights	Page
		Number
V	A.R.	P. P. N.
...		

P.T.E.

- If valid, also check if have permission to use page: **Access Rights** (A.R.) may be Read Only, Read/Write, Executable



Paging/Virtual Memory Multiple Processes

User A:




User B:

Virtual Memory

Virtual Memory

Physical Memory

64 MB



Comparing the 2 levels of hierarchy

Cache version

Block or Line

Miss

Block Size: 32-64B

Placement:

Direct Mapped,
N-way Set Associative

Replacement:

LRU or Random

Write Thru or Back

Virtual Memory vers.

Page

Page Fault

Page Size: 4K-8KB

Fully Associative

Least Recently Used
(LRU)

Write Back



Notes on Page Table

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must reserve “**Swap Space**” on disk **for each process**
- To grow a process, ask Operating System
 - If unused pages, OS uses them first
 - If not, OS swaps some old pages to disk
 - (Least Recently Used to pick pages to swap)
- **Each process has own Page Table**
- Will add details, but Page Table is essence of Virtual Memory



Why would a process need to “grow”?

▪ A program's *address space* ^{~ FFFF FFFF_{hex}} contains 4 regions:

- *stack*: local variables, grows downward
- *heap*: space requested for pointers via `malloc()`; resizes dynamically, grows upward
- *static data*: variables declared outside main, does not grow or shrink
- *code*: loaded when program starts, does not change



For now, OS somehow prevents accesses between stack and heap (gray hash lines).




Virtual Memory Problem #1

- Map every address \Rightarrow 1 indirection via Page Table in memory per virtual address \Rightarrow 1 virtual memory accesses = 2 physical memory accesses \Rightarrow SLOW!
- Observation: since locality in pages of data, there must be locality in **virtual address translations** of those pages
- Since small is fast, why not use a small cache of virtual to physical address translations to make translation fast?
- For historical reasons, cache is called a **Translation Lookaside Buffer**, or **TLB**



Translation Look-Aside Buffers (TLBs)

- TLBs usually small, typically 128 - 256 entries
- Like any other cache, the TLB can be direct mapped, set associative, or fully associative



On TLB miss, get page table entry from main memory



Peer Instruction

- 1) Locality is important yet different for cache and virtual memory (VM): temporal locality for caches but spatial locality for VM
- 2) VM helps both with security and cost

	12
a)	FF
b)	FT
c)	TF
d)	TT



Peer Instruction Answer

- 1) Locality is important, but different for cache and virtual memory (VM). Temporal locality for caches but spatial locality for VM

FALSE

1. No. Both for VM and cache

- 2) VM helps both with security and cost

TRUE

2. Yes. Protection and a bit smaller memory

	1	2
a)	F	F
b)	F	T
c)	T	F
d)	T	T



And in conclusion...

- **Manage memory to disk? Treat as cache**
 - Included protection as bonus, now critical
 - Use Page Table of mappings **for each user** vs. tag/data in cache
 - TLB is **cache** of Virtual \Rightarrow Physical addr trans
- **Virtual Memory allows protected sharing of memory between processes**
- **Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well**

