Garcia, Fall 2011 © UCB



## Review

CS61C L24 State Elements : Circuits that

- ISA is very important abstraction layer
   Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types of circuits:
  - Stateless Combinational Logic (&,I,~)
  - State circuits (e.g., registers)

























## Recap of Timing Terms • Clock (CLK) - steady square wave that synchronizes system • Setup Time - when the input must be stable before the rising edge of the CLK • Hold Time - when the input must be stable after the rising edge of the CLK • Hold Time - when the input must be stable after the rising edge of the CLK • Flip-flop - one bit of state that samples every rising edge of the CLK (positive edge-triggered) • Register - several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)

ia. Fall 2011 © UCB





uits that Rer













