

CS 61C: Great Ideas in Computer Architecture

Lecture 12 – Memory Hierarchy/ Direct-Mapped Caches

Instructors:

Mike Franklin

Dan Garcia

<http://inst.eecs.berkeley.edu/~cs61c/fa11>

Fall 2011 -- Lecture #12

1


In the news...

“Stock trades to exploit speed of light, says researcher”

<http://www.bbc.co.uk/news/science-environment-12827752>

(from March 2011)

Financial institutions may soon change what they trade or where they do their trading because of the speed of light



...first solution, published in 2010, considered the various latencies in global fiber-optic links and mapped out where the optimal points for financial transactions to originate - midway between two major financial hubs to maximize the chance of "buying low" in one place and "selling high" in another.

That means that out-of-the-way places - at high latitudes or mid-ocean island chains - could in time turn into global financial centers.

9/28/11

Fall 2011 -- Lecture #12

2

Agenda

- Context – Remember the Great Ideas!
- A Performance Teaser
- Memory Hierarchy Overview
- The Principle of Locality
- Direct-Mapped Caches

9/28/11

Fall 2011 -- Lecture #12

3

6 Great Ideas in Computer Architecture

1. Layers of Representation/Interpretation
2. Moore's Law
3. Principle of Locality/Memory Hierarchy
4. Parallelism
5. Performance Measurement & Improvement
6. Dependability via Redundancy

9/28/11

Fall 2011 -- Lecture #12

4

6 Great Ideas in Computer Architecture



1. Layers of Representation/Interpretation
2. Moore's Law
3. Principle of Locality/Memory Hierarchy
4. Parallelism
5. Performance Measurement & Improvement
6. Dependability via Redundancy

9/28/11

Fall 2011 -- Lecture #12

5

Defining Performance

- What does it mean to say X is faster than Y?
- 

- 2009 Ferrari 599 GTB
 - 2 passengers, 11.1 secs for quarter mile (call it 10sec)
 - 2009 Type D school bus
 - 54 passengers, quarter mile time? (let's guess 1 min)
 - <http://www.youtube.com/watch?v=KwyCoQuhUNA>
 - *Response Time* or *Latency*: time between start and completion of a task (time to move vehicle ¼ mile)
 - *Throughput* or *Bandwidth*: total amount of work in a given time (passenger-miles in 1 hour)

9/28/11

Fall 2011 -- Lecture #12

6

Cloud Performance: Why Application Latency Matters

Server Delay (ms)	Increased time to next click (ms)	Queries/user	Any clicks/user	User satisfaction	Revenue/User
50	--	--	--	--	--
200	500	--	-0.3%	-0.4%	--
500	1200	--	-1.0%	-0.9%	-1.2%
1000	1900	-0.7%	-1.9%	-1.6%	-2.8%
2000	3100	-1.8%	-4.4%	-3.8%	-4.3%

Figure 6.10 Negative impact of delays at Bing search server on user behavior [Brutlag and Schurman 2009].


- Key figure of merit: application responsiveness
 - Longer the delay, the fewer the user clicks, the less the user happiness, and the lower the revenue per user

9/28/11

Fall 2011 -- Lecture #12

7

Components of a Computer



9/28/11

Fall 2011 -- Lecture #12


8

Storage in a Computer

- Processor
 - holds data in register file: 100's of bytes
(e.g., MIPS has 32 x 4 bytes)
 - Registers accessed on sub-nanosecond timescale
- Memory (a.k.a. "main memory")
 - More capacity than registers (~Gbytes)
 - Access time ~50-100 ns
 - Hundreds of clock cycles per memory access!

Fall 2011 -- Lecture #12

Motivation: Processor-Memory Gap



9/28/11

Fall 2011 -- Lecture #12

10

Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster
 - More expensive
 - Retains a subset of the data from the lower levels (e.g., contains most recently used data)
- Processor accesses data out of highest levels
- Lowest Level (usually disk) contains all available data (does it go beyond the disk?)


9/28/11

Fall 2011 -- Lecture #12

11

Typical Memory Hierarchy


- **The Trick:** present processor with as much memory as is available in the *cheapest* technology at the speed offered by the *fastest* technology



Fall 2011 -- Lecture #12

12

Characteristics of the Memory Hierarchy



Cache (“\$”) Concept

- Mismatch between processor and memory speeds leads us to add a new level: a memory *cache*
- Implemented with same IC processing technology as the CPU, integrated on-chip: faster but more expensive than DRAM memory
- *Cache is a copy of a subset of main memory*
- Modern processors have separate caches for instructions and data, as well as several levels of caches implemented in different sizes and technologies (e.g., processor vs. SRAM)

Why Does the Hierarchy Work?

- *Principle of Locality*: Programs access small portion of address space at any instant of time

Library Analogy

- Writing a report on a specific topic.
 - E.g., works of J.D. Salinger
- While at library, check out books and keep them on desk.
- If need more, check them out and bring to desk.
 - But don't return earlier books since might need them
 - Limited space on desk; Which books to keep?
- You hope this collection of ~10 books on desk enough to write report, despite 10 being only 0.00001% of books in UC Berkeley libraries

Two Types of Locality

- *Temporal Locality* (locality in time)
 - If a memory location is referenced then it will tend to be referenced again soon
 - ⇒ Keep most recently accessed data items closer to the processor
- *Spatial Locality* (locality in space)
 - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon
 - ⇒ Move blocks consisting of contiguous words closer to the processor

9/28/11

Fall 2011 -- Lecture #12

17

Why Does the Hierarchy Work?

- *Principle of Locality*: Programs access small portion of address space at any instant of time
- What program structures lead to temporal and spatial locality in code?
- In data?

9/28/11

Fall 2011 -- Lecture #12

18

How is the Hierarchy Managed?

- registers \leftrightarrow memory
 - By compiler (or assembly level programmer)
- cache \leftrightarrow main memory
 - By the cache controller hardware
- main memory \leftrightarrow disks (secondary storage)
 - By the operating system (virtual memory)
 - Virtual to physical address mapping assisted by the hardware (TLB)
 - By the programmer (files)

9/28/11

Fall 2011 -- Lecture #12

19

Cache Design Questions

1. How best to organize the memory blocks of the cache?
2. To which block of the cache does a given main memory address map?
 - Since the cache is a subset of memory, multiple memory addresses can map to the same cache location
3. How do we know which blocks of main memory currently have a copy in cache?
4. How do we find these copies quickly?

9/28/11

Fall 2011 -- Lecture #12

20

Cache Basics: Direct Mapped

- Direct mapped
 - Each memory *block* is mapped to exactly one block in the cache
 - Many lower level blocks share a given cache block
 - Address mapping:
 - (*block address*) modulo (# of *blocks* in the cache)
 - *Tag* associated with each cache *block* containing the address information (the upper portion of the address) required to identify the *block* (to answer Q3)

9/28/11

Fall 2011 -- Lecture #12

21

Caching Terminology

- When reading memory, 3 things can happen:
 - **cache hit:**
cache block is valid and contains proper address, so read desired word
 - **cache miss: (Case 1 – cache block is empty/invalid)**
nothing in cache in appropriate block, so fetch from memory
 - **cache miss: (Case 2- block replacement)**
wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)

Fall 2011 -- Lecture #12

Caching: A Simple First Example

Cache

Index	Valid	Tag	Data
00			
01			
10			
11			

Q: Is the mem block in cache?

Compare the cache **tag** to the **high order 2 memory address bits** to tell if the memory block is in the cache

Main Memory

0000xx
0001xx
0010xx
0011xx
0100xx
0101xx
0110xx
0111xx
1000xx
1001xx
1010xx
1011xx
1100xx
1101xx
1110xx
1111xx

One word blocks
Two low order bits define the byte in the word (32b words)

Q: Where in the cache is the mem block?

Use next 2 low order memory address bits – the index – to determine which cache block (i.e., modulo the number of blocks in the cache)

(block address) modulo (# of blocks in the cache)

9/28/11 Fall 2011 -- Lecture #12 23

Caching: A Simple First Example

Cache

Index	Valid	Tag	Data
00			
01			
10			
11			

Q: Is the mem block in cache?

Compare the cache **tag** to the **high order 2 memory address bits** to tell if the memory block is in the cache

Main Memory

0000xx
0001xx
0010xx
0011xx
0100xx
0101xx
0110xx
0111xx
1000xx
1001xx
1010xx
1011xx
1100xx
1101xx
1110xx
1111xx

One word blocks
Two low order bits define the byte in the word (32b words)

Q: Where in the cache is the mem block?


Use next 2 low order memory address bits – the index – to determine which cache block (i.e., modulo the number of blocks in the cache)

(block address) modulo (# of blocks in the cache)

9/28/11 Fall 2011 -- Lecture #12 24

TIO: Mapping the Memory Address

- Lowest bits of address (*Offset*) determine *which byte within a block* it refers to.
- Full address format:



- n-bit Offset means a block is how many bytes?
- n-bit Index means cache has how many blocks?

9/28/11

Fall 2011 -- Lecture #12

25


TIO: Breakdown- Summary

- All fields are read as unsigned integers.
- **Index**
 - specifies the cache index (which “row”/block of the cache we should look in)
 - I bits $\Leftrightarrow 2^I$ blocks in cache
- **Offset**
 - once we’ve found correct block, specifies which byte within the block we want (which “column” in the cache)
 - O bits $\Leftrightarrow 2^O$ bytes per block
- **Tag**
 - the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to a given location

Fall 2011 -- Lecture #12

Direct Mapped Cache Example

One word (4 Byte) blocks, cache size = 1K words (or 4KB)



What kind of locality are we taking advantage of?

9/28/11

Fall 2011 -- Lecture #12

27

Summary

- Wanted: effect of a large, cheap, fast memory
- Approach: Memory Hierarchy
 - Successively lower levels contain “most used” data from next higher level
 - Exploits *temporal & spatial locality*
 - Do the common case fast, worry less about the exceptions (RISC design principle)
- Direct Mapped Caches as the first “programmer-invisible” layer of the memory hierarchy

9/28/11

Fall 2011 -- Lecture #12

28