

## I-Format Problems (0/3)

- Problem 0: Unsigned \# sign-extended?
- addiu, sltiu, sign-extends immediates to 32 bits. Thus, \# is a "signed" integer.
- Rationale
- addiu so that can add w/out overflow
- See K\&R pp. 230, 305
- sltiu suffers so that we can have easy HW
- Does this mean we'll get wrong answers?
- Nope, it means assembler has to handle any unsigned immediate $2^{15} \leq n<2{ }^{16}$ (I.e., with a 1 in the 15 th bit and 0 s in the upper 2 bytes) as it does

Cls for numbers that are too large. $\Rightarrow$

## I-Format Problem (2/3)

- Solution to Problem:
- Handle it in software + new instruction
- Don't change the current instructions: instead, add a new instruction to help out
- New instruction:
lui register, immediate
- stands for Load Upper Immediate
- takes 16-bit immediate and puts these bits in the upper half (high order half) of the register
- sets lower half to 0s

CS61C L9: MPS Instruction Representation II (5)

## Review

- Simplifying MIPS: Define instructions to be same size as data word (one word) so that they can use the same memory (compiler can use 1 w and sw ).
- Computer actually stores programs as a series of these 32-bit numbers.
- MIPS Machine Language Instruction: 32 bits representing a single instruction



## I-Format Problem (1/3)

- Problem:
- Chances are that addi, lw, sw and slti will use immediates small enough to fit in the immediate field.
- ...but what if it's too big?
- We need a way to deal with a 32-bit immediate in any l-format instruction.

Cal Cs61C L9: MIPS Instruction Representation I(4) Garcia, Fall 2011 QucB

## I-Format Problems (3/3)

- Solution to Problem (continued):
- So how does lui help us?
- Example:

> addiu \$t0,\$t0, 0xABABCDCD
...becomes

```
lui $at 0xABAB
ori $at, $at, 0xCDCD
addu $t0,$t0,$at
```

- Now each l-format instruction has only a 16-bit immediate.
- Wouldn't it be nice if the assembler would this for us automatically? (later)
$\qquad$ csetc L G: MPS Instruction Represesmation I( 16


## Branches: PC-Relative Addressing (1/5)

- Use I-Format

| opcode | rs | rt | immediate |
| :--- | :--- | :--- | :--- |

- opcode specifies beq versus bne
- rs and rt specify registers to compare
- What can immediate specify?
- immediate is only 16 bits
- PC (Program Counter) has byte address of current instruction being executed; 32-bit pointer to memory
- So immediate cannot specify entire address to branch to.
Cal
 Garcia, Fall $2011 @ u$ CB


## Branches: PC-Relative Addressing (3/5)

- Solution to branches in a 32-bit instruction: PC-Relative Addressing
- Let the 16-bit immediate field be a signed two's complement integer to be added to the PC if we take the branch.
- Now we can branch $\pm 2^{15}$ bytes from the PC, which should be enough to cover almost any loop.
- Any ideas to further optimize this?

Cs61C L9: MPS Instruction Represestation II(9)_Garcia, Fall 2011 Q UCB

## Cal



- Note: Instructions are words, so they're word aligned (byte address is always a multiple of 4 , which means it ends with 00 in binary).
- So the number of bytes to add to the PC will always be a multiple of 4 .
- So specify the immediate in words.
- Now, we can branch $\pm 2{ }^{15}$ words from the PC (or $\pm 2^{17}$ bytes), so we can handle loops 4 times as large. Garcia, Fall 2011 @ucB


## Branch Example (1/3)

- MIPS Code:

```
Loop:beq $9,$0,End
            addu $8,$8,$10
            addiu $9,$9,-1
            j Loop
End:
```

- beq branch is I-Format:
opcode $=4$ (look up in table)
$r s=9$ (first operand)
$r t=0$ (second operand)
immediate = ???
Col
Csstc L G: MPS Instruction Reporsesmation $1(12)$


## Branch Example (2/3)

- MIPS Code:

```
Loop: beq $9,$0,End
            addu $8,$8,$10
            addiu $9,$9,-1
            j Loop
End:
```

- immediate Field:
- Number of instructions to add to (or subtract from) the PC, starting at the instruction following the branch.
- In beq case, immediate $=3$

Crs
CS61c L9: MIPS Instruction Representation || (13)

## Questions on PC-addressing

- Does the value in branch field change if we move the code?
- What do we do if destination is $>2^{15}$ instructions away from branch?
- Why do we need different addressing modes (different ways of forming a memory address)? Why not just one?


## Cal

 CS61C L9: MIPS Instruction Representation II (15) Garcia, Fall 2011 ©uCBCal CS61C L9: MPP Instruction Representation II (16) Garcia, Fall 2011 ®UCB

## Administrivia

- Project 1, Part 1 due Sunday, 11:59 PM
- Worth $\sim 15 \%$ of total project grade
- (Warning! Part 2 is way more time-consuming, so prepare accordingly.)
- HW1 grades now posted; HW2 should be up Monday
- Find your reader on the course website
decimal representation:

| 4 | 9 | 0 | 3 |
| :---: | :---: | :---: | :---: |

binary representation:

| 000100 | 01001 | 00000 | 0000000000000011 |
| :---: | :---: | :---: | :---: |

Cel
cs611 L9: MIPS Instruction Representation II(14) Garcia, Fall 2011 @ UCB
$\square$

## J-Format Instructions (1/5)

- For branches, we assumed that we won't want to branch too far, so we can specify change in PC.
- For general jumps (j and jal), we may jump to anywhere in memory.
- Ideally, we could specify a 32-bit memory address to jump to.
- Unfortunately, we can't fit both a 6-bit opcode and a 32-bit address into a single 32-bit word, so we compromise.
Cal
Cs61C L9: MPS Instruction Representation II (17)


## Branch Example (3/3)

- MIPS Code:

```
Loop: beq $9,$0, End
            addu $8,$8,$10
            addiu $9,$9,-1
            j Loop
End:
```

decimal representation:

| 000100 | 01001 | 00000 | 0000000000000011 |
| :--- | :--- | :--- | :--- | :--- |



J-Format Instructions (5/5)

- Summary:
- New PC $=\{$ PC[31..28], target address, 00$\}$
- Noterstand where each part came from!,$\}$ means concatenation
$\{4$ bits, 26 bits, 2 bits $\}=32$ bit address
: $\{1010,11111111111111111111111,00\}=$
101011111111111111111111111100
- Note: Book uses $\|$

Cal

## J-Format Instructions (4/5)

- Now specify 28 bits of a 32-bit address
- Where do we get the other 4 bits?
- By definition, take the 4 highest order bits from the PC.
- Technically, this means that we cannot jump to anywhere in memory, but it's adequate $99.9999 \ldots \%$ of the time, since programs aren't that long - only if straddle a 256 MB boundary
- If we absolutely need to specify a 32-bit address, we can always put it in a register and use the jr
Cal instruction.
Cs6ic La: MPS Ssstruction Reporsesmation II 120 ) Garci, Fall 2011 euce


## Peer Instruction Question



## In conclusion

- MIPS Machine Language Instruction: 32 bits representing a single instruction

| $\mathbf{R}$ | opcode | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I | opcode | rs | rt | immediate |  |
|  | opcode | target address |  |  |  |  |
|  |  |  |  |  |  |  |

- Branches use PC-relative addressing, Jumps use absolute addressing.
- Disassembly is simple and starts by decoding opcode field. (more in a week)


