CS250 VLSI Systems Pesign

Lecture 7: Memory Technology and Patterns

Spring 2016

John Wawrzynek with Chris Yarp (GSI)

Thanks to John Lazzaro for the slides

Memory: Technology and Patterns


- Memory, the 10,000 ft view. Latency, from Steve Wozniak to the power wall.
- How DRAM works. Memory design when low cost per bit is the priority.

Break -


- How SRAM works. The memory technology available on logic dies.
- Memory design patterns. Ways to use SRAM in your project designs.

40% of this ARM CPU is devoted to SRAM cache.

But the role of cache in computer design has varied widely over time.




1977: DRAM faster than microprocessors



Apple][(1977)


CPU: 1000 ns

DRAM: 400 ns




Cal


1980-2003, CPU speed outpaced DRAM ...



Caches: Variable-latency memory ports



Programs with locality cache well ...






Memory Address (one dot per access)

Donald J. Hatfield, Jeanette Gerald: Program
Restructuring for Virtual Memory. IBM Systems
Journal 10(3): 168-192 (1971)
UC Regents S16 © UCB

The caching algorithm in one slide

Temporal locality: Keep most recently accessed data closer to processor.



Spatial locality: Move contiguous blocks in the address space to upper levels.



2005 Memory Hierarchy: Apple iMac G5

Managed Managed Managed by compiler by hardware hard appl

Managed by OS, hardware, application


	Reg	L1 Inst	L1 Data	L2	DRAM	Disk
Size	1K	64K	32K	512K	256M	80G
Latency (cycles)	1	3	3	11	160	1E+07

iMac G5 1.6 GHz \$1299.00

Goal: Illusion of large, fast, cheap memory

Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access





Latency: A closer look

Read latency: Time to return first byte of a random access


	Reg	L1 Inst	L1 Data	L2	DRAM	Disk
Size	1K	64K	32K	512K	256M	80G
Latency (cycles)	1	3	3	11	160	1E+07
Latency (sec)	0.6n	1.9n	1.9n	6.9n	100n	12.5m
Hz	1.6G	533M	533M	145M	10M	80

Architect's latency toolkit:

(1) Parallelism. Request data from N 1-bit-wide memories at the same time. Overlaps latency cost for all N bits. Provides N times the bandwidth. Requests to N memory banks (interleaving) have potential of N times the bandwidth.

(2) Pipeline memory. If memory has N cycles of latency, issue a request each cycle, receive it N cycles later.

Capacitance and memory




Intel Micron 8 GB NAND flash device, 2 bit per cell, 25 nm minimum feature, 16.5 mm by 10.1 mm.

Storing computational state as charge

State is coded as the amount of energy stored by a device.





State is read by sensing the amount of energy

Problems: noise changes Q (up or down),
parasitics leak or source Q. Fortunately,
Q cannot change instantaneously, but that only
gets us in the ballpark.

How do we fight noise and win?

Store more energy than we expect from the noise.

Q = CV. To store more charge, use a bigger V or make a bigger C. Cost: Power, chip size.


Represent state as charge in ways that are robust to noise.

Example: 1 bit per capacitor.
Write 1.5 volts on C.
To read C, measure V.
V > 0.75 volts is a "1".
V < 0.75 volts is a "0".

Cost: Could have stored many bits on that capacitor.

Correct small state errors that are introduced by noise.






Dynamic Memory Cells




DRAM cell: 1 transistor, 1 capacitor



UC Regents S16 © UCB

CS 250 L07: Memory

A 4 x 4 DRAM array (16 bits)



Invented after SRAM, by Robert Dennard

United States Patent Office

3,387,286
Patented June 4, 1968


1


3,387,286
FIELD-EFFECT TRANSISTOR MEMORY
Robert H. Dennard, Croton-on-Hudson, N.Y., assignor to
International Business Machines Corporation, Armonk,
N.Y., a corporation of New York
Filed July 14, 1967, Ser. No. 653,415
21 Claims. (Cl. 340—173)

2

tinent in disclosing various concepts and structures which have been developed in the application of field-effect transistors to different types of memory applications, the primary thrust up to this time in conventional read-write random access memories has been to connect a plurality of field-effect transistors in each cell in a latch configuration. Memories of this type require a large number of active devices in each cell and therefore each cell re-








CS 250 L07: Memory

UC Regents S16 © UCB

DRAM Circuit Challenge #1: Writing




Vdd - Vth. Bad, we store less charge. Why do we not get Vdd?


lds = k [Vgs -Vth]^2,
but "turns off" when Vgs <= Vth!</pre>

Vgs = Vdd - Vc. When Vdd - Vc == Vth, charging effectively stops!

DRAM Challenge #2: Destructive Reads




DRAM Circuit Challenge #3a: Sensing




In practice, scale array to get a 60mV signal.


DRAM Circuit Challenge #3b: Sensing



DRAM Challenge #4: Leakage ...




DRAM Challenge #5: Cosmic Rays ...




DRAM Challenge #6: Yield



Extra bit lines. Used for "sparing". Solution: add extra bit lines (i.e. 80 when you only need 64). During testing, find the bad bit lines, and use high current to burn away "fuses" put on chip to remove them.



DRAM Challenge #7: Scaling



Each generation of IC technology, we shrink width and length of cell.

If Ccell and drain capacitances scale together, number of bits per bit line stays constant.


 $dV \approx 60 \text{ mV} = [Ccell*(Vdd-Vth)] / [100*Ccell]$

Problem 1: Number of arrays per chip grows!

Problem 2: Vdd may need to scale down too!

Solution: Constant Innovation of Cell Capacitors!

Poly-diffusion Ccell is ancient history





Early replacement: "Trench" capacitors





Figure 4


SEM photomicrograph of 0.25- μ m trench DRAM cell suitable for scaling to 0.15μ m and below. Reprinted with permission from [17]; © 1995 IEEE.




Final generation of trench capacitors



The companies that kept scaling trench capacitors for commodity DRAM chips went out of business.




Cell access transistors for the 4 leading vendors




Chipmakers turn to new process for sub-nm DRAM cells

Samsung 30nm


Process	30nm CMOS 3 metal			
Capacity	4Gb			
Chip configuration	512Mx8b or 1Gx4b			
Supply voltage	1.2V VDD/VDDQ 2.5V VPP			
Data rate	3.2Gb/s/pin@1.14V			
Operating current (IDD4R@1.26V)	62.0mA@DDR1600 109.8mA@DDR3200			
Chip size	76mm ²			




From JSSC, and Arabinda Das



In the labs: Vertical cell transistors ...





880

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL 2010


A 31 ns Random Cycle VCAT-Based 4F² DRAM With Manufacturability and Enhanced Cell Efficiency

Ki-Whan Song, Jin-Young Kim, Jae-Man Yoon, Sua Kim, Huijung Kim, Hyun-Woo Chung, Hyungi Kim, Kanguk Kim, Hwan-Wook Park, Hyun Chul Kang, Nam-Kyun Tak, Dukha Park, Woo-Seop Kim, *Member, IEEE*, Yeong-Taek Lee, Yong Chul Oh, Gyo-Young Jin, Jeihwan Yoo, Donggun Park, *Senior Member, IEEE*, Kyungseok Oh, Changhyun Kim, *Senior Member, IEEE*, and Young-Hyun Jun




Memory Arrays






A "bank" of 128 Mb (512Mb chip -> 4 banks)




In reality, 16384 columns are divided into 64 smaller arrays.






UC Regents S16 © UCB

Recall DRAM Challenge #3b: Sensing




"Sensing" is row read into sense amps






An ill-timed refresh may add to latency



Latency is not the same as bandwidth!




Sadly, it's rarely this good ...



The "we" for a CPU would be the program running on the CPU.

Recall Amdalh's law: If 20% of the memory accesses need a new row access ... not good.



Select requested bits, send off the chip

1 13-bit row address 8 1 input 9 d e C 0 d e

CS 250 L07: Memory

r

DRAM latency/bandwidth chip features



Columns: Design the right interface for CPUs to request the subset of a column of data it wishes:

16384 bits delivered by sense amps





Interleaving: Design the right interface to the 4 memory banks on the chip, so several row requests run in parallel.

Bank 1

Bank 2

Bank 3


Bank 4



Off-chip interface for the Micron part ...

A clocked bus: 200 MHz clock, data transfers on both edges (DDR).

Note! This example is best-case! To access a new row, a slow ACTIVE command must run before the READ.




DRAM is controlled via commands (READ, WRITE, REFRESH, ...)

Synchronous data output.




Opening a row before reading ... Auto-Precharge






However, we can read columns quickly



Note: This is a "normal read" (not Auto-Precharge). Both READs are to the same bank, but different columns.




Why can we read columns quickly?





Interleave: Access all 4 banks in parallel





Interleaving: Design the right interface to the 4 memory banks on the chip, so several row requests run in parallel.











Can also do other commands on banks concurrently.


Only part of a bigger story ...






Only part of a bigger story ...






DRAM controllers: reorder requests

(A) Without access scheduling (56 DRAM Cycles)



(B) With access scheduling (19 DRAM Cycles)



DRAM Operations:

P: bank precharge (3 cycle occupancy)

A: row activation (3 cycle occupancy)

C: column access (1 cycle occupancy)



Memory Access Scheduling



Memory Packaging





07: Memory UC Regents S16 © UCB

From DRAM chip to DIMM module ...

Each RAM chip responsible for 8 lines of the 64 bit data bus (U5 holds the check bits).

Commands sent to all 9 chips, qualified by per-chip select lines.







UC Regents S16 © UCB


MacBook Air ... too thin to use DIMMs




Macbook Air

intel)





4GB DRAM soldered to the main board



Original iPad (2010)

"Package-in-Package"





128MB SDRAM dies (2)


Apple A4 SoC

Cut-away side view


Dies connect using bond wires and solder balls ...


3-D memory stack

DRAM die size	10.7 mm × 13.3 mm	
DRAM die thickness	50 μm	
TSV count in DRAM	1,560	
DRAM capacity	512 Mbit/die × 2 strata	
CMOS logic die size	17.5 mm × 17.5 mm	
CMOS logic die thickness	200 μm	
CMOS logic bump count	3,497	
CMOS logic process	0.18 μm CMOS	
DRAM-logic FTI via pitch	50 μm	
Package size	33 mm × 33 mm	
BGA terminal	520 pin / 1mm pitch	



1 Gbit stacked DRAM with TSV (512 Mbit × 2 strata)





A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology

Yoichiro Kurita¹, Satoshi Matsui¹, Nobuaki Takahashi¹, Koji Soejima¹, Masahiro Komuro¹, Makoto Itou¹, Chika Kakegawa¹, Masaya Kawano¹, Yoshimi Egawa², Yoshihiro Saeki², Hidekazu Kikuchi², Osamu Kato², Azusa Yanagisawa², Toshiro Mitsuhashi², Masakazu Ishino³, Kayoko Shibata³, Shiro Uchiyama³, Junji Yamanda³, and Hiroaki Ikeda³

¹NEC Electronics, ²Oki Electric Industry, and ³Elpida Memory

1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan

y.kurita@necel.com

Break






Static Memory Circuits

Dynamic Memory: Circuit remembers for a fraction of a second.


Static Memory: Circuit remembers as long as the power is on.

Non-volatile Memory: Circuit remembers for many years, even if power is off.


Recall DRAM cell: 1 T + 1 C




Idea: Store each bit with its complement



Case #1: y = Gnd, $\overline{y} = Vdd$...




Case #2: y = Vdd, $\overline{y} = Gnd ...$




UC Regents S16 © UCB


Combine both cases to complete circuit




SRAM Challenge #1: It's so big!




Challenge #2: Writing is a "fight"



Challenge #3: Preserving state on read



Adding More Ports




Lecture 9, Memory

CS250, UC Berkeley, Fall 2012

SRAM array: like DRAM, but non-destructive

Architects specify number of rows and columns.
Word and bit lines slow down as array grows larger!



CS 250 L07: Memory

Building Larger Memories

Bit cells	D e Bit cells c	Bit cells	D e Bit cells c
I/O	I/O	I/O	I/O
Bit cells	D e Bit cells c	Bit cells	D e Bit cells c
Bit cells	D e Bit cells c	Bit cells	D e Bit cells c
I/O	I/O	1/0	1/0
Bit cells	D e Bit cells	Bit cells	D e Bit cells

- Large arrays constructed by tiling multiple leaf arrays, sharing decoders and I/O circuitry
 - e.g., sense amp attached to arrays above and below
- Leaf array limited in size to 128-256 bits in row/column due to RC delay of wordlines and bitlines
- Also to reduce power by only activating selected sub-bank
- In larger memories, delay and energy dominated by I/O wiring

SRAM vs DRAM, pros and cons

Big win for DRAM



DRAM has a 6-10X density advantage at the same technology generation.

SRAM advantages



SRAM has deterministic latency: its cells do not need to be refreshed.



SRAM is much faster: transistors drive bitlines on reads.




SRAM easy to design in logic fabrication process (and premium logic processes have SRAM add-ons)

CS 250 L07: Memory


Flip Flops Revisited



Recall: Static RAM cell (6 Transistors)




Recall: Positive edge-triggered flip-flop




16 Transistors: Makes an SRAM look compact!

What do we get for the 10 extra transistors? Clocked logic semantics.



Small Memories from Stdcell Latches



Synthesized, custom, and SRAM-based register files, 40nm

For small register files, logic synthesis is competitive.

Not clear if the SRAM data points include area for register control, etc.





Figure 3: Using the raw area data, the physical implementation team can get a more accurate area estimation early in the RTL development stage for floorplanning purposes. This shows an example of this graph for a 1-port, 32-bit-wide SRAM.

Memory Design Patterns


When register files get big, they get slow.



CS 250 L07: Memory UC Regents S16 © UCB

True Multiport Example: Itanium-2 Regfile

■ Intel Itanium-2 [Fetzer et al, IEEE JSSCC 2002]



True Multiport Memory

Problem: Require simultaneous read and write access by multiple independent agents to a shared common memory.


Solution: Provide separate read and write ports to each bit cell for each requester

Applicability: Where unpredictable access latency to the shared memory cannot be tolerated.

Consequences: High area, energy, and delay cost for large number of ports. Must define behavior when multiple writes on same cycle to same word (e.g., prohibit, provide priority, or combine writes).

Crossbar networks: many CPUs sharing cache banks

Sun Niagara II: 8 cores, 4MB L2, 4 DRAM channels



Each DRAM channel: 50 GB/s Read, 25 GB/s Write BW.

Crossbar BW: 270 GB/s total (Read + Write).

(Also shared by an I/O port, not shown)

CS 250 L07: Memory UC Regents S16 © UCB

Banked Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory.

Solution: Divide memory capacity into smaller banks, each of which has fewer ports. Requests are distributed across banks using a fixed hashing scheme. Multiple requesters arbitrate for access to same bank/port.

Applicability: Requesters can tolerate variable latency for accesses. Accesses are distributed across address space so as to avoid "hotspots".

Consequences: Requesters must wait arbitration delay to determine if request will complete. Have to provide interconnect between each requester and each bank/port. Can have greater, equal, or lesser number of banks*ports/bank compared to total number of external access ports.

Banked Multiport Memory



Stream-Buffered Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory, where each requester usually makes multiple sequential accesses.

Solution: Organize memory to have a single wide port. Provide each requester with an internal stream buffer that holds width of data returned/consumed by each memory access. Each requester can access own stream buffer without contention, but arbitrates with others to read/write stream buffer from memory.

Applicability: Requesters make mostly sequential requests and can tolerate variable latency for accesses.

Consequences: Requesters must wait arbitration delay to determine if request will complete. Have to provide stream buffers for each requester. Need sufficient access width to serve aggregate bandwidth demands of all requesters, but wide data access can be wasted if not all used by requester. Have to specify memory consistency model between ports (e.g., provide stream flush operations).

Stream-Buffered Multiport Memory



Cached Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory.

Solution: Provide each access port with a local cache of recently touched addresses from common memory, and use a cache coherence protocol to keep the cache contents in sync.

Applicability: Request streams have significant temporal locality, and limited communication between different ports.


Consequences: Requesters will experience variable delay depending on access pattern and operation of cache coherence protocol. Tag overhead in both area, delay, and energy/access. Complexity of cache coherence protocol.

Cached Multiport Memory



ARM CPU

The arbiter and interconnect on the last slide is how the two caches on this chip share access to DRAM.



Replicated-State Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a small shared common memory. Cannot tolerate variable latency of access.

Solution: Replicate storage and divide read ports among replicas. Each replica has enough write ports to keep all replicas in sync.

Applicability: Many read ports required, and variable latency cannot be tolerated.

Consequences: Potential increase in latency between some writers and some readers.

Replicated-State Multiport Memory



Memory: Technology and Patterns

- Memory, the 10,000 ft view. Latency, from Steve Wozniak to the power wall.
- How DRAM works. Memory design when low cost per bit is the priority.

Break -

- How SRAM works. The memory technology available on logic dies.
- Memory design patterns. Ways to use SRAM in your project designs.

CS 250 L07: Memory UC Regents S16 © UCB


Device physics ...

NAND Flash Memory







The physics of non-volatile memory



- 1. Electrons "placed" on floating gate stay there for many years (ideally).
- 2. 10,000 electrons on floating gate shift transistor threshold by 2V.
- 3. In a memory array, shifted transistors hold "0", unshifted hold "1".



Moving electrons on/off floating gate



1. Hot electron injection and tunneling produce tiny currents, thus writes are slow.

2. High voltages damage the floating gate. Too many writes and a bit goes "bad".

Architecture ...

NAND Flash Memory





Flash: Disk Replacement

Chip "remembers" for 10 years.

Presents memory to the CPU as a set of pages.

Page format:

2048 Bytes

+ |64

64 Bytes

(user data)

(meta data)

1GB Flash: 512K pages


2GB Flash: 1M pages

4GB Flash: 2M pages



Reading a Page ...

33 MB/s Read Bandwidth




Bus Control

Flash

Memory

Where Time Goes

Figure 1. K9K8G08U0A Functional Block Diagram



Writing a Page ...

A page lives in a block of 64 pages:

1GB Flash: 8K blocks

2GB Flash: 16K blocks

4GB Flash: 32K blocks

Block 0	
Page 0	
Page 1	
•	
Page 62	
Page 63	

To write a page:

1. Erase all pages in the block (cannot erase just one page).

2. May program each page individually, exactly once.

Time: 1,500,000 ns

Time: 200,000 ns per page.

Block lifetime: 100,000 erase/program cycles.


Block Failure

Even when new, not all blocks work!

1GB: 8K blocks, 160 may be bad.

2GB: 16K blocks, 220 may be bad.

4GB: 32K blocks, 640 may be bad.



During factory testing, Samsung writes good/bad info for each block in the meta data bytes.

2048 Bytes + 64 Bytes

(user data)


(meta data)

After an erase/program, chip can say "write failed", and block is now "bad". OS must recover (migrate bad block data to a new block). Bits can also go bad "silently" (!!!).

Flash controllers: Chips or Verilog IP ...


Flash memory controller manages write lifetime management, block failures, silent bit errors ...

Denali NAND Flash Controller




Software sees a "perfect" disk-like storage device.

Recall: iPod 2005 ...



Flash memory Flash controller



CS 250 L10: Memory UC Regent


Appendix: Krste's version of this talk (2012)

CS250 VLSI Systems Design Lecture 9: Memory

John Wawrzynek, Jonathan Bachrach, with
Krste Asanovic, John Lazzaro and
Rimas Avizienis (TA)

UC Berkeley Fall 2012


CMOS Bistable




- Cross-coupled inverters used to hold state in CMOS
- "Static" storage in powered cell, no refresh needed
 - If a storage node leaks or is pushed slightly away from correct value, non-linear transfer function of high-gain inverter removes noise and recirculates correct value
- To write new state, have to force nodes to opposite state


CMOS Transparent Latch

Latch transparent (output follows input) when clock is high, holds last value when clock is low



Latch Operation







Clock High Latch Transparent

Clock Low Latch Holding


Flip-Flop as Two Latches



Small Memories from Stdcell Latches




6-Transistor SRAM (Static RAM)




- Large on-chip memories built from arrays of static RAM bitcells, where each bit cell holds a bistable (crosscoupled inverters) and two access transistors.
- Other clocking and access logic factored out into periphery


Intel's 22nm SRAM cell



0.092 um² SRAM cell for high density applications




0.108 um² SRAM cell for low voltage applications




[Bohr, Intel, Sept 2009]


General SRAM Structure




Address Decoder Structure



Read Cycle




Lecture 9, Memory




- 1) Precharge bitlines and senseamp
- 2) Pulse wordlines, develop bitline differential voltage
- 3) Disconnect bitlines from senseamp, activate sense pulldown, develop full-rail data signals

Pulses generated by internal self-timed signals, often using "replica" circuits representing critical paths

Write Cycle






- 1) Precharge bitlines
- 2) Open wordline, pull down one bitline full rail

Write-enable can be controlled on a per-bit level. If bit lines not driven during write, cell retains value (looks like a read to the cell).

Column-Muxing at Sense Amps




Difficult to pitch match sense amp to tight SRAM bit cell spacing so often 2-8 columns share one sense amp. Impacts power dissipation as multiple bitline pairs swing for each bit read.

Building Larger Memories

Bit cells	D e c	Bit cells	Bit cells	D e c	Bit cells
I/O		I/O	I/O		I/O
Bit cells	D e c	Bit cells	Bit cells	D e c	Bit cells
Bit cells	D e c	Bit cells	Bit cells	D e c	Bit cells
			1.40		1/0
I/O		I/O	1/0		I/O

- Large arrays constructed by tiling multiple leaf arrays, sharing decoders and I/O circuitry
 - e.g., sense amp attached to arrays above and below
- Leaf array limited in size to 128-256 bits in row/column due to RC delay of wordlines and bitlines
- Also to reduce power by only activating selected sub-bank
- In larger memories, delay and energy dominated by I/O wiring

Adding More Ports



Lecture 9, Memory

CS250, UC Berkeley, Fall 2012

Memory Compilers

- In ASIC flow, memory compilers used to generate layout for SRAM blocks in design
 - Often hundreds of memory instances in a modern SoC
 - Memory generators can also produce built-in self-test (BIST) logic, to speed manufacturing testing, and redundant rows/ columns to improve yield
- Compiler can be parameterized by number of words, number of bits per word, desired aspect ratio, number of sub banks, degree of column muxing, etc.
 - Area, delay, and energy consumption complex function of design parameters and generation algorithm
 - Worth experimenting with design space
- Usually only single read or write port SRAM and one read and one write SRAM generators in ASIC library

Small Memories

- Compiled SRAM arrays usually have a high overhead due to peripheral circuits, BIST, redundancy.
- Small memories are usually built from latches and/or flipflops in a stdcell flow
- Cross-over point is usually around IK bits of storage
 - Should try design both ways

Memory Design Patterns

Multiport Memory Design Patterns

Often we require multiple access ports to a common memory

- True Multiport Memory
 - As describe earlier in lecture, completely independent read and write port circuitry
- Banked Multiport Memory
 - Interleave lesser-ported banks to provide higher bandwidth
- Stream-Buffered Multiport Memory
 - Use single wider access port to provide multiple narrower streaming ports
- Cached Multiport Memory
 - Use large single-port main memory, but add cache to service

True Multiport Memory

Problem: Require simultaneous read and write access by multiple independent agents to a shared common memory.


Solution: Provide separate read and write ports to each bit cell for each requester

Applicability: Where unpredictable access latency to the shared memory cannot be tolerated.


Consequences: High area, energy, and delay cost for large number of ports. Must define behavior when multiple writes on same cycle to same word (e.g., prohibit, provide priority, or combine writes).

True Multiport Example: Itanium-2 Regfile

■ Intel Itanium-2 [Fetzer et al, IEEE JSSCC 2002]



Itanium-2 Regfile Timing



Banked Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory.

Solution: Divide memory capacity into smaller banks, each of which has fewer ports. Requests are distributed across banks using a fixed hashing scheme. Multiple requesters arbitrate for access to same bank/port.

Applicability: Requesters can tolerate variable latency for accesses. Accesses are distributed across address space so as to avoid "hotspots".

Consequences: Requesters must wait arbitration delay to determine if request will complete. Have to provide interconnect between each requester and each bank/port. Can have greater, equal, or lesser number of banks*ports/bank compared to total number of external access ports.

Banked Multiport Memory



Banked Multiport Memory Example

Pentium (P5) 8-way interleaved data cache, with two ports




Figure 7. Dual-access data cache.

[Alpert et al, IEEE Micro, May 1993]

Stream-Buffered Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory, where each requester usually makes multiple sequential accesses.

Solution: Organize memory to have a single wide port. Provide each requester with an internal stream buffer that holds width of data returned/consumed by each memory access. Each requester can access own stream buffer without contention, but arbitrates with others to read/write stream buffer from memory.

Applicability: Requesters make mostly sequential requests and can tolerate variable latency for accesses.

Consequences: Requesters must wait arbitration delay to determine if request will complete. Have to provide stream buffers for each requester. Need sufficient access width to serve aggregate bandwidth demands of all requesters, but wide data access can be wasted if not all used by requester. Have to specify memory consistency model between ports (e.g., provide stream flush operations).

Stream-Buffered Multiport Memory



Stream-Buffered Multiport Examples

IBM Cell microprocessor local store Even Pipeline Odd Pipeline Permute Unit Floating Point Unit Fixed Point Unit Local Store Unit Channel Unit 256kB Local Store Branch Unit Result Forwarding and Staging Register File Instruction Issue Unit / Instruction Line Buffer 128B Read 128B Write Memory Flow Controller On-Chip Coherent Bus (MFC) → 16 Byte/Cycle 64 Byte/Cycle 128 Byte/Cycle → 8 Byte/Cycle

Cached Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a large shared common memory.

Solution: Provide each access port with a local cache of recently touched addresses from common memory, and use a cache coherence protocol to keep the cache contents in sync.

Applicability: Request streams have significant temporal locality, and limited communication between different ports.

Consequences: Requesters will experience variable delay depending on access pattern and operation of cache coherence protocol. Tag overhead in both area, delay, and energy/access. Complexity of cache coherence protocol.

Cached Multiport Memory



Replicated-State Multiport Memory


Problem: Require simultaneous read and write access by multiple independent agents to a small shared common memory. Cannot tolerate variable latency of access.

Solution: Replicate storage and divide read ports among replicas. Each replica has enough write ports to keep all replicas in sync.

Applicability: Many read ports required, and variable latency cannot be tolerated.

Consequences: Potential increase in latency between some writers and some readers.

Replicated-State Multiport Memory



Memory Hierarchy Design Patterns

Use small fast memory together large slow memory to provide illusion of large fast memory.

- Explicitly managed local stores
- Automatically managed cache hierarchies