# VLSI Systems Pesign

# Lecture 3: Technology Introduction


Spring 2016

John Wawrzynek
with
Chris Yarp (TA)

Thanks to John Lazaro for lots of slides



Silicon "ingots" are grown from a "perfect" crystal se in a melt, and then purified "nine nines".






## Ingots sliced into $450\mu m$ thick wafers, using a diamond saw.




# An n-channel MOS transistor (planar)



Polysilicon gate, dielectric, and substrate form a capacitor.


nFet is off (I is "leakage")



Vg = 1V, small region near the surface turns from p-type to ntype.

nfet is on.

# Mask set for an n-Fet (circa 1986)



Masks

#1: n+ diffusion

#2: poly (gate)

#3: diff contact

#4: metal

Layers to do p-Fet not shown. Modern processes have 6 to 10 metal layers (or more) (in 1986: 2).

# "Design rules" for masks, 1986 ...

Minimum gate length. Poly Metal rules: So that the source and overhang. Contact So that if drain depletion regions separation from do not meet! masks are channel, one fixed misaligned, contact size, we still get length overlap rules channel. with metal, etc ...





#1: n+ diffusion #2: poly (gate)

#3: diff contact

#4: metal

### How a fab uses a mask set to make an IC





Masks

#1: n+ diffusion

#2: poly (gate)


#3: diff contact

#4: metal

## Start with an un-doped wafer ...



UV hardens exposed resist. A wafer wash leaves only hard resist.



### Wet etch to remove unmasked ...



HF acid etches through poly and oxide, but not hardened resist.

oxide

p-


oxide


0-

After etch and resist removal




# Use diffusion mask to implant n-type






Notice how donor atoms are blocked by gate and do not enter channel.




Thus, the channel is "self-aligned", precise mask alignment is not needed!


## Metallization completes device



Grow a thick oxide on top of the wafer.




Mask and etch to make contact holes



Put a layer of metal on chip. Be sure to fill in the holes!


# Final product ...



"The planar process"


Jean Hoerni, Fairchild Semiconductor 1958

### Top-down view:






CS 250 L1: Fab/Design Interface




### MOS in the 70s

1971 state of the art.


Intel 2102, a 1kb, 1 MHz static RAM chip with 6000 nFETs transistors in a 10  $\mu$ m process, like the one we just saw.





But the result was empirical.

Understanding the physics of scaling MOS transistor dimensions was necessary ...



Are We Really Ready for VLSI<sup>2</sup>?

Gordon E. Moore
Intel Corporation

CALTECH CONFERENCE ON VLSI, January 1979

### 1974: Dennard Scaling



IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-9, NO. 5, OCTOBER 1974

### Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, IEEE

If we scale the gate length by a factor  $\kappa$ , how should we scale other aspects of transistor to get the "best" results?





Fig. 1. Illustration of device scaling principles with  $\kappa = 5$ . (a) Conventional commercially available device structure. (b) Scaled-down device structure.

### Dennard Scaling

Things we do: scale dimensions, doping, Vdd.

What we get:  $\kappa^2$  as many transistors at the same power density!


Whose gates switch  $\kappa$  times faster!




#### TABLE I SCALING RESULTS FOR CIRCUIT PERFORMANCE Device or Circuit Parameter Scaling Factor Device dimension $t_{ox}$ , L, W $1/\kappa$ Doping concentration $N_a$ ${ m Voltage} \; V$ $1/\kappa$ Current I $1/\kappa$ Capacitance $\epsilon A/t$ $1/\kappa$ Delay time/circuit VC/I $1/\kappa$ Power dissipation/circuit VI $1/\kappa^2$ Power density VI/A


Power density scaling ended in 2003 (Pentium 4: 3.2GHz, 82W, 55M FETs).

### Dennard Scaling ended ... when we hit the "power wall"






# Moore's Law Growth and Effects




# Bulk versus SIO Processing

Silicon on Insulator"




- Lower parasitic capacitance -> lower energy, higher-performance
- Also used for "radiation hard" application (space craft) saphhire instead of Oxide.
- ▶ 10 15% increase in total manufacturing cost due to substrate cost.

# Lithography




A lithography device [International Society of Optical Engineering]

Current state-of-theart photolithography tools use deep ultraviolet (DUV) light with wavelengths of 248 and 193 nm, which allow minimum feature sizes below 50 nm. Detical proximity correction (OPC) is an enhancement technique commonly used to compensate for image errors due to diffraction or process effects.




# Latest Modern Process




Transistor channel is a raised fin.

Gate controls channel from sides and top.



(12) United States Patent Hu et al. Oct. 23, 2000 Filed: (54) FINFET TRANSISTOR STRUCTURES HAVING A DOUBLE GATE CHANNEL EXTENDING VERTICALLY FROM A SUBSTRATE AND METHODS OF MANUFACTURE (75) Inventors: Chenming Hu, Alamo; Tsu-Jae King, Fremont; Vivek Subramanian, Redwood City; Leland Chang, Berkeley; Xuejue Huang; Yang-Kyu Choi, both of Albany; Jakub Tadeusz Kedzierski, Hayward; Nick Lindert, Berkeley; Jeffrey Bokor, Oakland, all of CA (US); Wen-Chin Lee, Beaverton, OR (US)

#### Semiconductor manufacturing processes



 $10 \mu m - 1971$ 

 $6 \mu m - 1974$ 

 $3 \mu m - 1977$ 

 $1.5 \, \mu \text{m} - 1982$ 

 $1 \mu m - 1985$ 

800 nm - 1989

600 nm - 1994

350 nm - 1995

250 nm - 1997

180 nm - 1999

130 nm - 2001

90 nm - 2004

65 nm - 2006

45 nm - 2008

32 nm - 2010

22 nm - 2012

14 nm - 2014

10 nm - 2016-2017

7 nm - 2018-2019

5 nm - 2020-2021

# When will it end?\*

#### 14nm

On 5 September 2014, Intel launched the first three Broadwell-based processors that belonged to the low-TDP Core M family, Core M 5Y10, Core M 5Y10a and Core M 5Y70.<sup>[19]</sup>

In February 2015, Samsung announced its flagship smartphones Galaxy S6 and Galaxy S6 Edge would feature 14 nm Exynos systems-on-a-chip.<sup>[20]</sup>

On March 9, 2015, Apple Inc. released the "Early 2015" MacBook and MacBook Pro, which utilized 14 nm Intel processors. Of note is the i7-5557U, which has Intel Iris 6100 graphics and two cores running at 3.1Ghz, using only 28 watts.<sup>[21][22]</sup>

On September 25, 2015, Apple Inc. released iPhone 6s and iPhone 6s Plus, which are equipped with "desktop-class" A9 chips<sup>[23]</sup> that are fabricated in both 14 nm by Samsung and 16 nm by TSMC.

#### 10nm

In April 2015, TSMC announced that 10 nm production would begin at the end of 2016.[14]

On 23 May 2015, Samsung Electronics showed off a 300 mm wafer of 10 nm FinFET chips.<sup>[15]</sup>

### > 7nm


Although Intel has not yet divulged any certain plans to manufacturers or retailers, it has already stated that it would no longer use silicon at this node. [7] A possible replacement material for silicon would be indium gallium arsenide (InGaAs). [8]

\* From Wikipedia

In April 2015, TSMC announced that 10 nm production would begin in 2016, followed by 7 nm production in 2017.<sup>[9]</sup>

# Processing Enhancements

Trench isolation: Shallow trench isolation (STI), a.ka. Box Isolation Technique, prevents current leakage between n-well and p-well devices.



- High-K dielectrics / Metal gate: Replacing the silicon dioxide gate dielectric with a high-k material allows increased gate capacitance without the concomitant leakage effects.
- Strained Silicon: A layer of silicon in which the silicon atoms are stretched beyond their normal interatomic distance leading to better mobility, resulting in better chip performance and lower energy consumption.
- "Gate Engineering": for within-die choice of multiple transistor threshold voltages (Vt) to optimize delay or power.










Design Kit: Design Rules, Device Models, Standard layouts







IC Process Designers: Feet on the Ground

### Structured Custom Design



Wiring by abutment. Rectangular leaf cell layout is hand-crafted so that edge wires "match up" when cells are tiled in 1-D or 2-D.



Cell compilation. Designers write programs ("cell compilers") to tile leaf cells into larger logic blocks. Wire routing comes "for free".




Parameters. N-bit datapath compilers.


Process Design Kit: Design Rules and Device Models


### RAM Compilers

On average, 30% of a modern logic chip is SRAM, which is generated by RAM compilers.


Compile-time parameters set number of bits, aspect ratio, ports, etc.








### 'Structured Custom" CPU (David Johannsen, Caltech, '77)





#### Limitations


Labor intensive.

Key metric is the number of leaf cells required to efficiently use a given area of silicon

Memory arrays and FPGAs are a good fit.

Still, even today it is common to see custom layout in critical parts of CPU logic.

#### PERSON-MONTHS FOR DEFINITION & DESIGN




CALTECH CONFERENCE ON VLSI, January 1979


Are We Really Ready for VLSI<sup>2</sup>?


Gordon E. Moore
Intel Corporation




Logic schematics using library gates.










Process Design Kit: Design Rules and Device Models

#### Place & Route

Router connects gate ports to match schematic.

Router
"optimizes"
relative
lengths of
wire to meet
constraints.

Software places cells into rows, to "optimize" area, performance, and power constraints.





We put "optimize" in quotes to reflect the NP-hard nature of the algorithms behind place & route.

### 12 x 16 Multiplier in Structured Custom and Standard Cell

Benchmark by a custom design house (Obsidian).

In general, they claim: "30% of the power, twice the speed, and 4 times the density of standard cells".






Custom layout (left) is a factor of 2.2 smaller than standard cell layout (right).

#### Logic Synthesis - The Automation of Logic Design


At the start of the 1980s, the standard-cell flow was driven by hand-drawn schematics.

By the early 1990s, schematics were replaced with Verilog/VHDL, to drive logic synthesis, whose output was integrated into standard cell back ends.





Process Design Kit: Design Rules and Device Models

# Logic design ... as I learned it in 1981 ...




```
= \frac{1}{2} \frac{1}{2} + \frac{1}{2} \frac{1}{2} \frac{1}{2} + \frac{1}{2} \frac{1}{2} \frac{1}{2} + \frac{1}{2} \frac{
```





## In the early 1980s, progress in academia and industrial labs made the problem domain tractable ...



**Given:** Finite-State Machine  $F(X,Y,Z, \lambda, \delta)$  where:

X: Input alphabet

Y: Output alphabet

Z: Set of internal states

:  $X \times Z \rightarrow Z$  (next state function)

:  $X \times Z \rightarrow Y$  (output function)








G: set of circuit components g∈{Boolean gates,

flip-flops, etc}


W: set of wires connecting G







## In the second half of the 1980s, the startup that became Synopsys developed Design Compiler (dc) ...



## Modern ASIC Methodology and Flow

RTL Synthesis Based

HPL specifies design as combinational logic + state elements

Cell instantiations needed for blocks not inferred by synthesis (typically RAM)


Event simulation verifies RTL

"Formal" verification compares logical structure of gate netlist to RTL

Place & route generates layout

Timing and power checked statically

Layout verified with LVS and GDRC



#### Systems on a Chip (SoCs)



Today's chips are mosaics. The chip design process often consists of licensing "intellectual property (IP)" from other companies (large like CPUs and GPUs, small like DRAM controllers & analog blocks)




On chip buses. IP blocks are often designed to hook up to standardized on-chip buses, defined by CPU IP vendors like ARM.

Process Design Kit: Design Rules and Device Models


#### Apple TV SoC



Chip designed by Apple, but many blocks are licensed from third parties. Some are standard cells, others full custom.



#### On-chip bus hierarchy for an ARM-based system ...




#### The Programmable Imperative




Instead of doing your own chip, buy a standard-product chip that is programmable in ways more sophisticated than a PC. Examples: FPGAs (Field Programmable Gate Arrays), specialized CPU-based chips.

Build or Buy? "Buy" wins at lower volumes.
Cross-over shifting rightward over time




Process Design Kit: Design Rules and Device Models

## Traditional FPGA versus ASIC argument (circa 2000)



- ASIC: High NRE costs (\$2M for 0.35um chip). Relatively Low cost per die.
- FPGAs: Very low NRE costs. Relatively low silicon efficiency ⇒ high cost per part.
- Cross-over volume from cost effective FPGA design to ASIC in the 10K range.

#### Cross-over Point has Moved Right




- ASIC: Increasing NRE costs (verification, mask costs, etc.)
  - Fewer silicon designs becomes inevitable.
- FPGAs: Move in to fill the need, furthermore, FPGAs better able to follow Moore's Law, relatively cheaper to test.
- Cross-over volume now >100K.

#### Xilinx ZYNQ

A dual-core
ARM SoC with
a full set of
peripherals.


Plus, a significant portion of the chip area devoted to Xilinx FPGA elements, that interact with ARM cores efficiently.



## Gate Array

- Prefabricated wafers of "active" & gate layers & local interconnect, comprising, primarily, rows of transistors. Customize as needed with "backend" metal processing (contact cuts, metal wires). Could use a different factory.
- CAD software understands how to make gates and registers.


#### two-step manufacture:




### Gate Array


- Shifts large portion of design and mask NRE to vendor.
- Shorter design and processing times, reduced time to market for user.
- Highly structured layout with fixed size transistors leads to large sub-circuits (ex: Flip-flops) and higher per die costs.
- Memory arrays are particularly inefficient, so often prefabricated, also:

Sea-of-gates, structured ASIC, master-slice.






#### Post-fabrication Customization



- · Gate Array like devices (structured ASICs) could return to fill the gap?
- · Post-fab customization with limited mask layers.
  - Lower NREs than ASICs, more silicon efficiency than FPGAs.

# Summary: So what has changed in 30 years?

### Processing advances



## IC Technology Stuff (1)

Feature size:

then: 4μm now: .014μm moving to: .010μm

Interconnect:

then: 2 layers now: 10 layers, then: aluminum now: copper

> Transistors:

then: planar MOSFET now: same + fin-fets

Layout and GDRs:

Essentially unchanged. More complex. Density and area-fill rules.

Circuits:

then: clocked static CMOS now: same (lots of crazy stuff in between)

Interesting, though, most CMOS circuits and layouts designed in 1980 would work if fabricated on today's IC process.

### IC Technology Stuff (2)

Transistors:

then: near perfect switch now: leaky

Power consumption:

then: dynamic (switching) energy now: approaching 50% static leakage (back to the future - nMOS has similar problem)

- New improved devices coming soon: FinFETs
- Chip Input/Output

then: parameter pads now: often area pads

Lithographic Mask Costs:

then: few \$k now: \$M (full die, 45, 28, 14nm)

### IC Technology Stuff (3)

Device reliability:

then: devices nearly never fail future (<65nm): high soft and hard error rates

- Process variations across die, die-to-die:
  - Statistical variations in processing (wire widths/resitivity, transistor dimensions/strengths, doping inconsistencies) become apparent at smaller geometries.
  - Some circuits fast, others slow. Some high-power, some low.
- > Yield on leading edge processes dropping dramatically
  - ▶ IBM quoted yields of 10 20% on Cell processor

#### Design Stuff

Chip functionality:

then: limited by area now: usually limited by energy dissipation

Design cost:

now: design costs in +\$50M range for full-die custom designs (high percentage in verification)

- Implementation Alternatives: more alternatives that trade up-front design costs for per unit costs.
- > FPGA compete aggressively with custom silicon

then: most custom designs implemented at silicon level

now: many more custom designs implemented with FPGAs

> Standard design abstraction:

then: transistors circuits now: RTL in HDLs, standard "cores" and standard cells (higher productivity, somewhat less area/energy efficient) - High-level Synthesis (HLS) on it's way.

## Implementation Alternatives


Full-custom:	All circuits/transistors layouts optimized for application.
Standard-cell:	Arrays of small function blocks (gates, FFs) automatically placed and routed.
Gate-array (structured ASIC):	Partially prefabricated wafers customized with metal layers or vias.
FPGA:	Prefabricated chips customized with loadable latches or fuses.
Microprocessor:	Instruction set interpreter customized through software.
Processor:	Special instruction set interpreters (ex: DSP, NP, GPU).

By "ASIC", most people mean "Standard-cell" based implementation.

What are the important metrics of comparison?

## The Important Distinction

- Instruction Binding Time
  - When do we decide what operation needs to be performed?




#### General Principles

A. PeHon

Earlier the decision is bound, the less area, delay/energy required for the implementation.

Later the decision is bound, the more flexible the device.

## Engineering Challenge




## CS250 Pesign Refinement

Accelerator Algorithm (spec/simulator)


Micro-Architecture Pesign (Manual)

micro-arch (block diagrams)




Detailed micro-arch design (Manual)

RTL (Chisel)




| Synthesis (automated) + Instantiation

Gate netlist (Stdcell Library)



Place and Route (automated)

Layout (Stdcell Library)



# End of Introduction part 2