Discussion 5: Connecting to Rocket

CS250 Spring 2016


Christopher Yarp

Work up to lab 4:

- You've done a lot of work in labs 1-3
 - Constructed a SHA3 unit from a reference design
 - Implemented unit tests to validate datapath functionality
 - Implemented integration tests to validate the functionality of the unit
 - Added configurable pipelining to the datapath
 - Modified the memory controller to exploit multiple inflight requests
 - Modified the design to use SRAMS
 - Validated your design through RTL, Post-Synthesis, and Post-PAR simulations

Lab 4

- The SHA3 unit was built and tested in isolation
- Now, it is time to connect it to a processor!
 - The instruction set of the processor is RISC-V
 - The processor implementation is called rocket
 - We will use RoCC to make the connection



Instruction Set Architectures

- Instruction Set Architecture (ISA)
 - Defines the user (programmer) facing instructions available from the processor
 - Often includes details about register files (if used), memory addressing, number representations...
 - May be paired with or contain an explicit memory model
 - Basically, it is the contract that any processor must fulfill from the programmer's perspective (the HW/SW bridge)

- Some popular ISAs
 - IA-32 (x86)
 - AMD64 (x86-64, x64, EM64T)
 - ARM/Thumb
 - PowerPC
 - RISCV
- The ISA is separate from the implementation
 - Many processors implement x86-64
 - Intel Core Series
 - AMD Athlon (newer versions)
 - Regardless of which chip you buy, it should run programs compiled for its ISA

Typical Software Development

C

• Code is Written in a High Level Language (ex. C)

ASM

- Code is compiled into a ISA instructions
- Most ISAs have an assembly language

Machine

- Assembly is assembled into machine code (binary)
- Can be executed by the processor

C to Assembly

Assembly C Program "hello.c" .file #include <stdint.h> .text .align 2 int64 t add3Nums(int64 t a, .globl add3Nums int64 t b, add3Nums, .type int64_t c) @function add3Nums: int64 t d = a+b+C; a0,a0,a1 add add a0,a0,a2 return d; ret } .size add3Nums, .add3Nums .ident "GCC: (GNU) 5.3.0"

RISC-V Instructions/Formats

Instruction Formats:

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	rs	1	fun	ct3	1	d	ope	code	R-type
imm[11:0]						rs1		funct3 rd		opcode		I-type		
	imm[11:5	<u>[</u>	rs2		rs1		funct3		imm[4:0]		opcode		S-type	
i	imm[12 10:5] rs2		rs1		fun	ct3	imm[4:1 11]		ope	code	SB-type			
	imm[31:12]									1	rd	opo	code	U-type
	imm[20 10:1 11 19:12]									1	rd	opo	code	UJ-type

Some Example Arithmetic Instructions (Not full List)

0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011
0100000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011
0000000	rs2	rs1	001	$_{ m rd}$	0110011
0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011
0000000	rs2	rs1	011	$^{\mathrm{rd}}$	0110011
0000000	rs2	rs1	100	$^{\mathrm{rd}}$	0110011

ADD rd,rs1,rs2 SUB rd,rs1,rs2 SLL rd,rs1,rs2 SLT rd,rs1,rs2 SLTU rd,rs1,rs2 XOR rd,rs1,rs2

Custom Instructions with RoCC

31	$25\ 24$	20 19		15	14	13	12	11	7	6	0
funct7	rs2		rs1		xd	xs1	xs2		rd	opcode	
7	5		5		1	1	1		5	7	
roccinst[6:0]	src2		$\operatorname{src}1$					(dest	custom-0/1/2/	\mathcal{S}

A full list for the base ISA can be found on page 50 of *User Level ISA*Specification v2.0 at http://riscv.org/specifications/

Using Custom Instructions in Programs

- Custom Instructions are understood by the RISC-V assembler
- They are denoted: custom0, custom1, custom2, custom3
- How do you call your accelerator from a C program?
- Simple Case: Inline Assembly

Inline Assembly

```
Syntaxasm [volatile] (AssemblerTemplate: Output Operands[: InputOperands: Clobbers])
```

Volatile – means the assembly instruction has side effects and should not be removed by the compiler

Inline Assembly for Custom Instructions

Assembly Format:

```
custom0 rd rs1 rs2 functCode
```

Example from SHA3:

This example had no rd maddr and haddr are variables in the C program

The & takes the address of these variables

The "r" is a constraint that specifies that a register operand is allowed

Info from: https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html

Inline Assembly With Return

Example

- When writing, and = or + is used at the start of the constraint
 - = when a variable is being overwritten
 - + when reading and writing
- = can be used when the write operand is also one of the inputs

Fencing

- When calling an assembly instruction, you may need to call fence first
 - asm volatile("fence")
- Memory transactions are not always complete when an assembly instruction is called
- Fence forces the processor to wait for memory operations to complete before proceeding

RISC-V Toolchain

- RISC-V provides a full software toolchain for you
 - gcc/g++
 - LLVM/clang
 - ISA simulator (spike)
 - Allows you to test programs written for an ISA before a chip is even available.
 - Relies on a model of what different instructions do
 - You will extend spike in lab4
- Since the servers used for the lab are x86_64 machines, you will be using a cross compiler
 - A compiler that produced a binary for a different processor than used by the development machine

Rocket Emulation

- A C++ emulator and RTL cycle accurate simulator can be compiled for rocket-chip
- You can use these emulators/simulators to run RISC-V binaries!
- The C++ emulator is typically much faster than the RTL simulator

Running Bare-Metal with the Proxy Kernel (pk)

- You will be running rocket bare-metal
 - This means without an operating system
- Several C functions rely on an operating system being present
 - To execute system calls
 - To manage page faults
 - And several other things
- The Proxy Kernel (pk) is a light weight piece of code that implements the essential features of an OS required for a simple C program to run