## Blackboxing With Chisel

Supplemental Slides

Christopher Yarp CS250 – Spring 2016

#### When to use blackboxing

- Blackboxing is used when ...
  - You have some IP written in Verilog that you would like to include in your Chisel design
  - You cannot express some module because of Chisel's semantics (passgates, tristate switches, ...)

#### How does blackboxing work?

- In Chisel, you define new modules by creating a class that extends Module
- You can create instances of that module using val myModule = Module(new ModuleClass)
- We need some way to instantiate a module that has no description in chisel.
- We do this by creating a dummy class that extends BlackBox and replicates the interface of the Verilog module.
- We can instantiate this dummy class and interact with it like any chisel module.
- When the Verilog files are generated, instances of blackboxes are left as simple Verilog instantiations.
- The name of the blackboxed module needs to match that of the Verilog module so that the Verilog compiler can properly resolve the instantiation.

#### Files when blackboxing

- Verilog file containing module
  - Contains the actual design of the module you are blackboxing
- Scala file containing the dummy class that extends BlackBox
  - Replicates the interface of the Verilog module
- Scala files that represent the rest of your chisel design
  - Use the blackboxed module by instantiating the dummy class like any other Module

#### Example Verilog Module

```
module vec sum (
 ap clk,
 ap rst,
 ap start,
 ap done,
 ap idle,
 ap ready,
 vect req din,
 vect req full n,
 vect req write,
 vect rsp empty n,
 vect_rsp_read,
 vect address,
 vect datain,
 vect dataout,
 vect size,
 len,
 ap return );
//Module Functionality Here...
endmodule
```

### Example Chisel Blackbox

```
//set names of ports (note that the val name
import Chisel.
                                                   //does not need to match the wire name
class VecSumBlackbox() extends BlackBox() {
                                                   io.ap.start.setName("ap start")
 val io = new Bundle {
                                                   io.ap.done.setName("ap done")
   val ap clk = Bool(INPUT )
                                                   io.ap.idle.setName("ap_idle")
                                                   io.ap.ready.setName("ap ready")
   val ap rst = Bool(INPUT )
                                                   io.ap.rtn.setName("ap return")
   val ap start = Bool(INPUT )
                                                   io.vect req din.setName ("vect req din")
   val ap done = Bool(OUTPUT)
                                                   io.vect req full n.setName("vect req full n")
   val ap idle = Bool(OUTPUT)
                                                   io.vect_req_write.setName("vect_req_write")
                                                   io.vect rsp empty n.setName("vect rsp empty n")
   val ap ready = Bool(OUTPUT)
                                                   io.vect_rsp_read.setName("vect_rsp_read")
   val ap return = Bits(OUTPUT, width = 64)
                                                   io.vect address.setName("vect address")
                        = Bool (OUTPUT)
   val vect req din
                                                   io.vect datain.setName("vect datain")
   val vect req full n = Bool(INPUT)
                                                   io.vect dataout.setName("vect dataout")
                                                   io.vect size.setName("vect size")
   val vect req write = Bool(OUTPUT)
                                                   io.scalar io.setName("len")\
   val vect rsp empty n= Bool(INPUT )
   val vect rsp read = Bool(OUTPUT)
                                                   //Add explicit clock
   val vect address = Bits(OUTPUT, width = 32)
                                                   addClock(Driver.implicitClock)
   val vect datain = Bits(INPUT, width = 64)
                                                  //Rename the clock and reset lines to match
   val vect dataout = Bits(OUTPUT, width = 64)
                                                   //verilog
   val vect size = Bits(OUTPUT, width = 32)
                                                   renameClock("clk", "ap clk")
   val scalar io = Bits(INPUT, width = 64)
                                                   renameReset("ap rst")
                                                   //set module name to match verilog
                                                   moduleName = "vec sum"
//Continued to the right ...
```

# Compiling your design with blackboxes

- The Chisel C++ emulator will no longer work because it does not know the function of the blackboxes
- The tools will not know where to find your Verilog modules the way the Makefiles are currently set up.
- A good place to put your Verilog modules is in src/main/verilog/
- You will need to modify the Makefiles to add that directory to add your Verilog files to the source lists used by VCS and DC
- SRAMs actually use a similar approach
  - Look through the Makefrags for srams\_v and srams\_dir
  - Note that the srams-v Verilog files are passed to VCS in the vcs-sim-rtl Makefrag
  - Note that the srams\_dir is included as a search path for DC and ICC. This can be found in their corresponding Makefrags
- A good tactic to include your own blackboxes is to mirror what the SRAMs do
- It may take a couple tries to modify the Makefiles