
## **Consistency & Coherence**

4/14/2016 Section 12 Colin Schmidt

# Agenda

- Brief motivation
- Consistency vs Coherence
- Synchronization
  - Fences
  - Mutexs, locks, semaphores
  - Hardware
- Coherence
- Snoopy
  - MSI, MESI


### **Power, Frequency, ILP**



4/6/2016


3

### **Symmetric Multiprocessors**



(set up a DMA transfer)

### Why Would We Want Asymmetry?



### **Cache Coherence vs. Memory Consistency**

- A cache coherence protocol ensures that all writes by one processor are *eventually* visible to other processors, for one memory address
  - i.e., updates are not lost
- No guarantee of when an update should be seen
- No guarantee of what order of updates (of different addresses) should be seen
- A cache coherence protocol is not enough to ensure sequential consistency
  - But if sequentially consistent, then caches must be coherent

### **Cache Coherence vs. Memory Consistency**

- A memory consistency model gives the rules on when a write by one processor can be observed by a read on another, across different addresses
  - As previously seen with examples
- Combination of cache coherence protocol plus processor memory reorder buffer used to implement a given architecture's memory consistency model


### Synchronization

The need for synchronization arises whenever there are concurrent processes in a system (even in a uniprocessor system)

Two classes of synchronization:

**Producer-Consumer**: A consumer process must wait until the producer process has produced data

*Mutual Exclusion:* Ensure that only one process uses a resource at a given time



### A Producer-Consumer Example continued

#### Producer posting Item x:

- Load R<sub>tail</sub>, (tail)
- 1 Store  $(R_{tail})$ , x  $R_{tail}=R_{tail}+1$
- 2 Store (tail), R<sub>tail</sub>

*Can the tail pointer get updated before the item x is stored?* 


Consumer: Load  $R_{head}$ , (head) spin: Load  $R_{tail}$ , (tail) 3 if  $R_{head} = = R_{tail}$  goto spin Load R, ( $R_{head}$ ) 4  $R_{head} = R_{head} + 1$ Store (head),  $R_{head}$ process(R)

Programmer assumes that if 3 happens after 2, then 4 happens after 1.

Problem sequences are:

2, 3, 4, 1 4, 1, 2, 3

#### Sequential Consistency A Memory Model



"A system is *sequentially consistent* if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by the program"

Leslie Lamport

Sequential Consistency =

arbitrary order-preserving interleaving of memory references of sequential programs

CS152, Spring 2016

### **Sequential Consistency**

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially X = 0, Y = 10)

T1:  
Store (X), 1 
$$(X = 1)$$
  
Store (Y), 11  $(Y = 11)$   
Load R<sub>1</sub>, (Y)  
Store (Y'), R<sub>1</sub>  $(Y'=Y)$   
Load R<sub>2</sub>, (X)  
Store (X'), R<sub>2</sub>  $(X'=X)$ 

what are the legitimate answers for X' and Y' ?

$$(X',Y') \in \{(1,11), (0,10), (1,10), (0,11)\}$$
?

If y is 11 then x cannot be 0

CS152, Spring 2016

### **Sequential Consistency**

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies  $(\longrightarrow)$ 


What are these in our example ?

T1:  
Store (X), 1 (X = 1)  
Store (Y), 11 (Y = 11)  
additional SC requirements
T2:  
Load 
$$R_1$$
, (Y)  
Store (Y'),  $R_1$  (Y'= Y)  
Load  $R_2$ , (X)  
Store (X'),  $R_2$  (X'= X)

Does (can) a system with caches or out-of-order execution capability provide a *sequentially consistent* view of the memory ?

more on this later

### **Issues in Implementing Sequential Consistency**



Implementation of SC is complicated by two issues

- Out-of-order execution capability Load(a); Load(b) yes Load(a); Store(b) yes if  $a \neq b$ Store(a); Load(b) yes if  $a \neq b$ Store(a); Store(b) yes if  $a \neq b$
- Caches

Caches can prevent the effect of a store from being seen by other processors

No common commercial architecture has a sequentially consistent memory model!

CS152, Spring 2016

#### **Memory Fences** Instructions to sequentialize memory accesses

Processors with *relaxed or weak memory models* (i.e., permit Loads and Stores to different addresses to be reordered) need to provide *memory fence* instructions to force the serialization of memory accesses

Examples of processors with relaxed memory models: Sparc V8 (TSO,PSO): Membar Sparc V9 (PMO):

Sparc V9 (RMO):

Membar #LoadLoad, Membar #LoadStore Membar #StoreLoad, Membar #StoreStore

PowerPC (WO): Sync, EIEIO ARM: DMB (Data Memory Barrier) X86/64: mfence (Global Memory Barrier)

Memory fences are expensive operations, however, one pays the cost of serialization only when it is required

#### N-process Mutual Exclusion Lamport's Bakery Algorithm

```
Process i
                                   Initially num[j] = 0, for all j
Entry Code
       choosing[i] = 1;
       num[i] = max(num[0], ..., num[N-1]) + 1;
       choosing[i] = 0;
       for(j = 0; j < N; j++) {
           while( choosing[j] );
           while( num[j] &&
                   ( ( num[j] < num[i] ) ||
                     ( num[j] == num[i] && j < i ) );
       }
Exit Code
       num[i] = 0;
```

#### Locks or Semaphores E. W. Dijkstra, 1965

A *semaphore* is a non-negative integer, with the following operations:

P(s): *if s>0, decrement s by 1, otherwise wait* 

V(s): increment s by 1 and wake up one of the waiting processes

P's and V's must be executed atomically, i.e., without

- interruptions or
- *interleaved accesses to s* by other processors

Process i P(s) <critical section> V(s)

*initial value of s determines the maximum no. of processes in the critical section* 

### **Implementation of Semaphores**

Semaphores (mutual exclusion) can be implemented using ordinary Load and Store instructions in the Sequential Consistency memory model. However, protocols for mutual exclusion are difficult to design...

Simpler solution:

atomic read-modify-write instructions


Examples: m is a memory location, R is a register

Test&Set (m), R: R ← M[m]; *if* R==0 *then* M[m] ← 1;

Fetch&Add (m),  $R_V$ , R:  $R \leftarrow M[m];$  $M[m] \leftarrow R + R_V;$ 

Swap (m), R:  $R_{t} \leftarrow M[m];$  $M[m] \leftarrow R;$  $R \leftarrow R_{+};$ 

#### Multiple Consumers Example using the Test&Set Instruction



Other atomic read-modify-write instructions (Swap, Fetch&Add, etc.) can also implement P's and V's

What if the process stops or is swapped out while in the critical section?

### **Nonblocking Synchronization**

```
Compare&Swap(m), R_t, R_s:

if (R_t = M[m])


then M[m] = R_s;

R_s = R_t;

status \leftarrow success;

else status \leftarrow fail;
```

status is an *implicit argument* 



### Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve R, (m):  $< flag, adr > \leftarrow <1, m >;$  $R \leftarrow M[m];$  Store-conditional (m), R: *if* <flag, adr> == <1, m> *then* cancel other procs' reservation on m;  $M[m] \leftarrow R;$ status  $\leftarrow$  succeed; *else* status  $\leftarrow$  fail;

try: Load-reserve  $R_{head}$ , (head) spin: Load  $R_{tail}$ , (tail) if  $R_{head} = = R_{tail}$  goto spin Load R, ( $R_{head}$ )  $R_{head} = R_{head} + 1$ Store-conditional (head),  $R_{head}$ if (status==fail) goto try process(R)

### Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve R, (m):  $< flag, adr > \leftarrow <1, m >;$  $R \leftarrow M[m];$  Store-conditional (m), R: *if* <flag, adr> == <1, m> *then* cancel other procs' reservation on m;  $M[m] \leftarrow R;$ status  $\leftarrow$  succeed; *else* status  $\leftarrow$  fail;

try: Load-reserve  $R_{head}$ , (head) spin: Load  $R_{tail}$ , (tail) if  $R_{head} = = R_{tail}$  goto spin Load R, ( $R_{head}$ )  $R_{head} = R_{head} + 1$ Store-conditional (head),  $R_{head}$ if (status==fail) goto try process(R)

### **Performance of Locks**

Blocking atomic read-modify-write instructions e.g., Test&Set, Fetch&Add, Swap VS Non-blocking atomic read-modify-write instructions e.g., Compare&Swap, Load-reserve/Store-conditional VS Protocols based on ordinary Loads and Stores

Performance depends on several interacting factors: degree of contention, caches, out-of-order execution of Loads and Stores

later ...

### Amdahl's Law

Begins with Simple Software Assumption (Limit Arg.)

Fraction F of execution time perfectly parallelizable

No Overhead for Scheduling Communication, Synchronization, etc.


F is the Parallel Part

Fraction 1 – F Completely Serial

Time on 1 core = (1 - F) / 1 + F / 1 = 1

Time on N cores = (1 - F) / 1 + F / N

### **Memory Coherence in SMPs**




Suppose CPU-1 updates A to 200. *write-back:* memory and cache-2 have stale values *write-through:* cache-2 has a stale value

Do these stale values matter? What is the view of shared memory for programming?

### **Maintaining Cache Coherence**

- Hardware support is required such that
  - only one processor at a time has write permission for a location
  - no processor can load a stale copy of the location after a write
  - -> cache coherence protocols


### **Shared Memory Multiprocessor**



Use snoopy mechanism to keep all processors' view of memory coherent


CS152, Spring 2016

#### Cache State Transition Diagram The MSI protocol




#### **MESI: An Enhanced MSI protocol**

increased performance for private data



### **Optimized Snoop with Level-2 Caches**



- Processors often have two-level caches
  - small L1, large L2 (on chip)
- Inclusion property: entries in L1 must be in L2 invalidation in L2 => invalidation in L1
- Snooping on L2 does not affect CPU-L1 bandwidth

What problem could occur?

CS152, Spring 2016

### **False Sharing**

state line addr data0 data1 ... dataN


A cache line contains more than one word

Cache-coherence is done at the line-level and not word-level

Suppose  $M_1$  writes word<sub>i</sub> and  $M_2$  writes word<sub>k</sub> and both words have the same line address.

What can happen?

### **Out-of-Order Loads/Stores & CC**



# Questions?