CS 152 Computer Architecture and Engineering

Lecture 17: Synchronization and Sequential Consistency

Dr. George Michelogiannakis EECS, University of California at Berkeley CRD, Lawrence Berkeley National Laboratory

http://inst.eecs.berkeley.edu/~cs152

4/6/2016 CS152, Spring 2016

Administrivia

- PS 4 due NOW
- Quiz 4 Monday April 11th
	- Please be on time
- Lab 4 due in a week (Wednesday April 13th)
- PS 5 is out

Last Time, Lecture 16: GPUs

- Data-Level Parallelism the least flexible but cheapest form of machine parallelism, and matches application demands
- Graphics processing units have developed general-purpose processing capability for use outside of traditional graphics functionality (GP-GPUs)
- SIMT model presents programmer with illusion of many independent threads, but executes them in SIMD style on a vector-like multilane engine.
- Complex control flow handled with hardware to turn branches into mask vectors and stack to remember µthreads on alternate path
- No scalar processor, so µthreads do redundant work, unitstride loads and stores recovered via hardware memory coalescing

Uniprocessor Performance (SPECint)

Power, Frequency, ILP

5

40 years of Sem

5nm

Intel Adapts To Slowdown

Why Power Is No Longer Reducing

- **Dennard's scaling**
- Power = activity_factor $* C * F * V^2$
	- Capacitance is reduced with area (smaller technology)
- Why can't we scale down voltage any more?

Threshold Voltage

Frequency Has Stopped Scaling Too

4/6/2016 CS152, Spring 2016

Parallel Processing

- "We are dedicating all of our future product development to multicore designs. … This is a sea change in computing"
	- Paul Otellini, President, Intel (2005)
- All microprocessor companies switch to MP (2+ CPUs/2 yrs)

Name MultiCore Systems

Symmetric Multiprocessors

(set up a DMA transfer)

Why Would We Want Asymmetry?

Synchronization

The need for synchronization arises whenever there are concurrent processes in a system *(even in a uniprocessor system)*

Two classes of synchronization:

Producer-Consumer: A consumer process must wait until the producer process has produced data

Mutual Exclusion: Ensure that only one process uses a resource at a given time

A Producer-Consumer Example

Producer posting Item x: Load R_{tail} (tail) Store (R_{tail}) , x $R_{tail} = R_{tail} + 1$ Store (tail), R_{tail}

The program is written assuming instructions are executed in order.

Consumer: Load R_{head} , (head) spin: Load R_{tail} (tail) if $R_{head} = R_{tail}$ goto spin Load R, (R_{head}) $R_{head}=R_{head}+1$ Store (head), R_{head} process(R)

Problems?

A Producer-Consumer Example *continued*

Producer posting Item x:

- Load R_{tail} (tail)
- 1 Store (R_{tail}), x $R_{tail}=R_{tail}+1$
- 2 Store (tail), R_{tail}

process(R) *Can the tail pointer get updated before the item x is stored?*

Consumer: Load R_{head} , (head) spin: Load R_{tail} (tail) if R_{head} == R_{tail} goto spin Load R, (Rhead) *4* $R_{head}=R_{head}+1$ Store (head), R_{head} *3*

Programmer assumes that if 3 happens after 2, then 4 happens after 1.

Problem sequences are:

2, 3, 4, 1 4, 1, 2, 3

Sequential Consistency

A Memory Model

" A system is *sequentially consistent* if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by the program"

Leslie Lamport

Sequential Consistency =

arbitrary *order-preserving interleaving* of memory references of sequential programs

4/6/2016 CS152, Spring 2016

Illustrated

Sequential Consistency

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially $X = 0, Y = 10$)

T1:
\nStore (X), 1 (X = 1)
\nStore (Y), 11 (Y = 11)
\n
$$
(Y = 11)
$$

\n $(Y = 11)$
\n $(Y = 11)$
\n $(Y = 11)$
\n $(Y = Y)$
\n $(Y = Y)$

what are the legitimate answers for X' and Y' ?

$$
(X'Y') \in \{(1,11), (0,10), (1,10), (0,1)\}
$$
 ?

If y is 11 then x cannot be 0

Sequential Consistency

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies (\longrightarrow)

What are these in our example ?

T1: T2: Store (X), 1 *(X = 1)* Load R¹ , (Y) Store (Y), 11 *(Y = 11)* Store (Y'), R¹ *(Y'= Y)* Load R² , (X)

 \overline{a} daditional SC requirements \overline{a} store (X), R_2 (X = X)

Does (can) a system with caches or out-of-order execution capability provide a *sequentially consistent* view of the memory ?

more on this later

Issues in Implementing Sequential Consistency

Implementation of SC is complicated by two issues

- *Out-of-order execution capability* Load(a); Load(b) *yes* Load(a); Store(b) yes if $a \neq b$ Store(a); Load(b) yes if $a \neq b$ Store(a); Store(b) *yes if* $a \neq b$
- *Caches*

Caches can prevent the effect of a store from being seen by other processors

No common commercial architecture has a sequentially consistent memory model!

4/6/2016 CS152, Spring 2016

Memory Fences

Instructions to sequentialize memory accesses

Processors with *relaxed or weak memory models* (i.e., permit Loads and Stores to different addresses to be reordered) need to provide *memory fence* instructions to force the serialization of memory accesses

Examples of processors with relaxed memory models: Sparc V8 (TSO,PSO): Membar

Sparc V9 (RMO):

Membar #LoadLoad, Membar #LoadStore Membar #StoreLoad, Membar #StoreStore

PowerPC (WO): Sync, EIEIO ARM: DMB (Data Memory Barrier) X86/64: mfence (Global Memory Barrier)

Memory fences are expensive operations, however, one pays the cost of serialization only when it is required

Using Memory Fences

Producer posting Item x: Load R_{tail} (tail) Store (R_{tail}) , x Membar $_{SS}$ $R_{tail} = R_{tail} + 1$ Store (tail), R_{tail}

ensures that tail ptr is not updated before x has been stored

ensures that R is not loaded before x has been stored

Consumer: Load R_{head} , (head) spin: Load R_{tail} (tail) if $R_{head} == R_{tail}$ goto spin Membar_{LL} Load R, (R_{head}) $R_{head}=R_{head}+1$ Store (head), R_{head} process(R)

Multiple Consumer Example

Mutual Exclusion Using Load/Store

A protocol based on two shared variables c1 and c2. Initially, both c1 and c2 are 0 *(not busy)*

What is wrong?

Deadlock!

Mutual Exclusion: *second attempt*

To avoid *deadlock*, let a process give up the reservation (i.e. Process 1 sets c1 to 0) while waiting.

- Deadlock is not possible but with a low probability a *livelock* may occur.
- An unlucky process may never get to enter the critical section *starvation*

A Protocol for Mutual Exclusion *T. Dekker, 1966*

A protocol based on 3 shared variables c1, c2 and turn. Initially, both c1 and c2 are 0 *(not busy)*

- turn = *i* ensures that only process *i* can wait
- variables c1 and c2 ensure *mutual exclusion Solution for n processes was given by Dijkstra and is quite tricky!*

Analysis of Dekker's Algorithm

Process 2	
$c2=1$;	turn = 2;
L: if c1=1 & turn=2	then go to L
$<$ critical section>	
$c2=0$;	

 $\mathbf{\Omega}$ Scenario 2Scenario

Process 1	
$c1=1$;	
L : if $c2=1$ & turn=1	
L : if $c2=1$ & turn=1	
L : then go to L	
$C1=0$;	

... *Process 2* $c2=1;$ $turn = 2;$ L: *if* c1=1 & turn=2 *then go to* L *< critical section>* $c2=0;$

N-process Mutual Exclusion *Lamport's Bakery Algorithm*

```
Process i
       choosing[i] = 1;num[i] = max(num[0], ..., num[N-1]) + 1;choosing[i] = 0;
       for(j = 0; j < N; j++) {
           while( choosing[j] );
           while( num[j] &&
                    ( ( num[j] < num[i] ) ||
                      (\text{num}[j] == \text{num}[i] \& j < i));
       }
       num[i] = 0;Initially num[j] = 0, for all j
Entry Code
Exit Code
```
Locks or Semaphores *E. W. Dijkstra, 1965*

A *semaphore* is a non-negative integer, with the following operations:

P(s): *if s>0, decrement s by 1, otherwise wait*

V(s): *increment s by 1 and wake up one of the waiting processes*

P's and V's must be executed atomically, i.e., without

- *interruptions* or
- *interleaved accesses to s* by other processors

Process i $P(s)$ <critical section> $V(s)$

initial value of s determines the maximum no. of processes in the critical section

Implementation of Semaphores

Semaphores (mutual exclusion) can be implemented using ordinary Load and Store instructions in the Sequential Consistency memory model. However, protocols for mutual exclusion are difficult to design...

Simpler solution:

atomic read-modify-write instructions

Examples: *m is a memory location, R is a register*

Test&Set (m), R: $R \leftarrow M[m]$; *if* R==0 *then* $M[m] \leftarrow 1;$

Fetch&Add (m), R_V , R: $R \leftarrow M[m]$; $M[m] \leftarrow R + R_V;$

Swap (m), R: $R_t \leftarrow M[m];$ $M[m] \leftarrow R$; $R \leftarrow R_t;$

Multiple Consumers Example

using the Test&Set Instruction

Other atomic read-modify-write instructions (Swap, Fetch&Add, etc.) can also implement P's and V's

What if the process stops or is swapped out while in the critical section?

Nonblocking Synchronization

```
Compare&Swap(m), R<sub>t</sub>, R<sub>s</sub>:
 if (R_t = = M[m])then M[m]=R_s;
             R_s = R_t;
             status \leftarrow success;
     else status \leftarrow fail;
```
status is an *implicit argument*

 $try:$ Load R_{head} (head) spin: Load R_{tail} (tail) if $R_{head} = R_{tail}$ goto spin Load R, (R_{head}) $R_{\text{newhead}} = R_{\text{head}} + 1$ Compare&Swap(head), Rhead, Rnewhead if (status==fail) goto try process(R)

Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve R, (m): \langle flag, adr> \langle \langle - \langle 1, m>; $R \leftarrow M[m]$;

Store-conditional (m), R: *if* \langle flag, adr \rangle = = \langle 1, m \rangle *then* cancel other procs' reservation on m; $M[m] \leftarrow R$; status \leftarrow succeed; $else$ status \leftarrow fail;

try: Load-reserve R_{head} , (head) spin: Load R_{tail} (tail) if $R_{head} == R_{tail}$ goto spin Load R, (R_{head}) $R_{head} = R_{head} + 1$ Store-conditional (head), R_{head} if (status==fail) goto try process(R)

Performance of Locks

Blocking atomic read-modify-write instructions *e.g., Test&Set, Fetch&Add, Swap* vs Non-blocking atomic read-modify-write instructions *e.g., Compare&Swap, Load-reserve/Store-conditional* vs Protocols based on ordinary Loads and Stores

Performance depends on several interacting factors: degree of contention, caches, out-of-order execution of Loads and Stores

later ...

Strong Consistency

An execution is strongly consistent (linearizable) if the method calls can be correctly arranged retaining the mutual order of calls that do not overlap in time, regardless of what thread calls them.

4/6/2016 CS152, Spring 2016

Quiescent Consistent

An execution is quiescently consistent if the method calls can be correctly arranged retaining the mutual order of calls separated by quiescence, a period of time where no method is being called in any thread.

Acknowledgements

- These slides contain material developed and copyright by:
	- Arvind (MIT)
	- Krste Asanovic (MIT/UCB)
	- Joel Emer (Intel/MIT)
	- James Hoe (CMU)
	- John Kubiatowicz (UCB)
	- David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252
- "New microprocessor claims 10x energy improvement", from extremetech
- "Exploring the diverse world of programming" by Pavel Shved