CS 152 Computer Architecture and Engineering

Lecture 4 - Pipelining

Dr. George Michelogiannakis EECS, University of California at Berkeley CRD, Lawrence Berkeley National Laboratory

http://inst.eecs.berkeley.edu/~cs152

Last time in Lecture 3

- Microcoding became less attractive as gap between RAM and ROM speeds reduced
- Complex instruction sets difficult to pipeline, so difficult to increase performance as gate count grew
- Load-Store RISC ISAs designed for efficient pipelined implementations
 - Very similar to vertical microcode
 - Inspired by earlier Cray machines (more on these later)
- Iron Law explains architecture design space
 - Trade instructions/program, cycles/instruction, and time/cycle

Question of the Day

Why a five stage pipeline?

An Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

These conditions generally hold for industrial assembly lines, but instructions depend on each other!

Pipelined RISC-V

- To pipeline RISC-V:
- First build RISC-V without pipelining with CPI=1
- Next, add pipeline registers to reduce cycle time while maintaining CPI=1

Lecture 3: Unpipelined Datapath for RISC-V



Lecture 3: Hardwired Control Table

Opcode	ImmSel	Op2Sel	FuncSel	MemWr	RFWen	WBSel	WASel	PCSel
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	IType ₁₂	Imm	Ор	no	yes	ALU	rd	pc+4
LW	IType ₁₂	Imm	+	no	yes	Mem	rd	pc+4
SW	BsType ₁₂	Imm	+	yes	no	*	*	pc+4
BEQ _{true}	BrType ₁₂	*	*	no	no	*	*	br
BEQ _{false}	BrType ₁₂	*	*	no	no	*	*	pc+4
JAL	*	*	*		yes	PC	rd	jabs
JALR	*	*	*	mø	yes	РС	rd	rind

Op2Sel= Reg / Imm WBSel = ALU / Mem / PC PCSel = pc+4 / br / rind / jabs

Correction since L3: "J" has been removed

Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

 $t_{C} > max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} probably)$

However, CPI will increase unless instructions are pipelined

"Iron Law" of Processor Performance

<u> </u>	Instructions	<u>Cycles</u>	<u>Time</u>
Program	Program *	* Instruction	* Cycle

- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends on ISA and µarchitecture
- Time per cycle depends upon the µarchitecture and base technology

	Microarchitecture	CPI	cycle time
Lecture 2	Microcoded	>1	short
Lecture 3	Single-cycle unpipelined	1	long
Lecture 4	Pipelined	1	short

CPI Examples



3 instructions, 3 cycles, CPI=1

Pipelined machine



3 instructions, 3 cycles, CPI=1

5-stage pipeline CPI≠5!!!

Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)

Thus, the following timing assumption is reasonable

$$t_{IM} \sim = t_{RF} \sim = t_{ALU} \sim = t_{DM} \sim = t_{RW}$$

A 5-stage pipeline will be focus of our detailed design - some commercial designs have over 30 pipeline stages to do an integer add!

5-Stage Pipelined Execution



5-Stage Pipelined Execution

Resource Usage Diagram



Pipelined Execution:

ALU Instructions



Not quite correct! We need an Instruction Reg (IR) for each stage

Pipelined RISC-V Datapath

without jumps



Instructions interact with each other in pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline → structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data value

\rightarrow data hazard

Dependence may be for the next instruction's address
 → control hazard (branches, exceptions)

Resolving Structural Hazards

- Structural hazard occurs when two instructions need same hardware resource at same time
 - Can resolve in hardware by stalling newer instruction till older instruction finished with resource
- A structural hazard can always be avoided by adding more hardware to design
 - E.g., if two instructions both need a port to memory at same time, could avoid hazard by adding second port to memory
- Our 5-stage pipeline has no structural hazards by design
 - Thanks to RISC-V ISA, which was designed for pipelining

Data Hazards



 $\begin{array}{l} x1 \leftarrow x0 + 10 \\ x4 \leftarrow x1 + 17 \end{array}$

x1 is stale. Oops!

1/28/2016

. . .

How Would You Resolve This?

- What can you do if your project buddy has not completed their part, which you need to start?
- Three options
 - Wait (stall)
 - Speculate on the value of the deliverable
 - Bypass: ask them for what you need before his/her final deliverable
 - (ask him/her to work harder?)

Resolving Data Hazards (1)

Strategy 1:

Wait for the result to be available by freezing earlier pipeline stages → interlocks

Feedback to Resolve Hazards



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i (otherwise deadlocks may occur)

Interlocks to resolve Data Hazards



Stalled Stages and Pipeline Bubbles



I₂ IF I_1 I₃ I₃ I₃ I_3 I_4 I₅ I_5 ID $I_2 I_2 I_2$ $I_3 I_4$ I_1 I_2 Resource I_1 I_2 $I_3 I_4 I_5$ EX Usage MA I_1 I_2 $I_3 I_4$ I_5 -WB I_1 I_2 I_4 I I₅ pipeline bubble \Rightarrow

Interlock Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions.

Interlock Control Logic

ignoring jumps & branches



Should we always stall if an rs field matches some rd? not every instruction writes a register => we not every instruction reads a register => re

1/28/2016

Source & Destination Registers

6	2	-	6				
func/	rs2	rsı	TUNC3	ra	opcoae		ALU
immediate12 rs1		rs1	func3	rd	opcode		ALUI/LW/JALR
imm	rs2	rs1	func3	imm	opcode		SW/Bcond
Jun	np Offse	et[19:	0]	rd	opcode		
					SOL	urce(s)	destination
rd <:	= rs1 fı	unc10	rs2		r	s1, rs2	rd
rd <:	= rs1 o	p imn	า		rs1	rd	
rd <:	rd <= M [rs1 + imm]					rs1	rd
M [rs1 + imm] <= rs2						rs1, rs2	_
<i>d</i> rs1,r	s2					rs1, rs2	_
true	: PC	<= PC	+ imm				
false	e: PC	<= PC	+ 4				
x1 <	x1 <= PC, PC <= PC + imm					-	rd
rd <= PC, PC <= rs1 + imm						rs1	rd
	func7 immedi imm Jun rd <: rd <: rd <: M [r d rs1,r true false x1 < rd <:	func7 rs2 immediate12 imm rs2 Jump Offse rd <= rs1 fu	func7rs2rs1immediate12rs1immrs2rs1jump Offset[19: $Jump Offset[19:$ rd <= rs1 func10	func7rs2rs1func3immediate12rs1func3immrs2rs1func3jump Offset[19:0]jump Offset[19:0]rd <= rs1 func10 rs2	func7rs2rs1func3rdimmediate12rs1func3rdimmrs2rs1func3immJump Offset[19:0]rdrd <= rs1 func10 rs2	func7rs2rs1func3rdopcodeimmediate12rs1func3rdopcodeimmrs2rs1func3immopcodeJump Offset[19:0]rdopcodesouJump Offset[19:0]rdopcodeJump Offset[19:0]rdopcodeJump Offset[19:0]rdopcodeJump Offset[19:0]rdopcodesourdrs1rd <= rs1 func10 rs2	func7rs2rs1func3rdopcodeimmediate12rs1func3immopcodeimmrs2rs1func3immopcodejump Offset[19:0]rdopcodejump Offset[19:0]rdopcodesource(s)rd <= rs1 func10 rs2

Deriving the Stall Signal





$$\begin{split} C_{stall} & stall = ((rs1_D = ws_E).we_E + \\ & (rs1_D = ws_M).we_M + \\ & (rs1_D = ws_W).we_W) \cdot re1_D + \\ & ((rs2_D = ws_E).we_E + \\ & (rs2_D = ws_M).we_M + \\ & (rs2_D = ws_W).we_W) \cdot re2_D \end{split}$$

CS152, Spring 2016

This is not on ! This is not on! the full story!

Hazards due to Loads & Stores



Load & Store Hazards



However, the hazard is avoided because our memory system completes writes in one cycle !

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

More on this later in the course.

CS152 Administrivia

Quiz 1 on Feb 17 will cover PS1, Lab1, lectures 1-5, and associated readings.

Resolving Data Hazards (2)

Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage $\rightarrow bypass$

Bypassing



Each *stall or kill* introduces a bubble in the pipeline => CPI > 1

A new datapath, i.e., *a bypass*, can get the data from the output of the ALU to its input

Adding a Bypass



1/28/2016

The Bypass Signal

Deriving it from the Stall Signal

stall = $((rs1_D = ws_E).we_E + (rs1_D = ws_M).we_M + (rs1_D = ws_W).we_W).re1_D + ((rs2_D = ws_E).we_E + (rs2_D = ws_M).we_M + (rs2_D = ws_W).we_W).re2_D)$

ws = rd

we = *Case* opcode ALU, ALUi, LW,, JAL JALR => on ... => off

 $ASrc = (rs1_D = ws_E).we_E.re1_D$

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we_E into two components: we-bypass, we-stall

Bypass and Stall Signals

Split we_E into two components: we-bypass, we-stall

we-bypass_E = *Case* opcode_E ALU, ALUi => on ... => off we-stall_E = *Case* opcode_E LW, JAL, JALR=> on JAL => on ... => off

ASrc = $(rs1_D = ws_E)$.we-bypass_E.re1_D

stall = $((rs1_D = ws_E).we-stall_E + (rs1_D = ws_M).we_M + (rs1_D = ws_W).we_W).re1_D + ((rs2_D = ws_E).we_E + (rs2_D = ws_M).we_M + (rs2_D = ws_W).we_W).re2_D$

Fully Bypassed Datapath



Pipeline CPI Examples



Resolving Data Hazards (3)

Strategy 3: Speculate on the dependence!

Two cases:

Guessed correctly \rightarrow do nothing

Guessed incorrectly \rightarrow kill and restart

.... We'll later see examples of this approach in more complex processors.

Speculation that load value=zero



Guess_zero= $(rs1_D = ws_E)$. $(opcode_E = LW_E)$. $(ws_E! = 0)$. $re1_D$

Also need to add circuitry to remember that this was a guess and flush pipeline if load not zero!

```
Not worth doing in practice – why?
1/28/2016 CS152, Spring 2016
```

Control Hazards

What do we need to calculate next PC?

- For Jumps
 - Opcode, PC and offset
- For Jump Register
 - Opcode, Register value, and PC
- For Conditional Branches
 - Opcode, Register (for condition), PC and offset
- For all other instructions
 - Opcode and PC (and have to know it's not one of above)

PC Calculation Bubbles





Speculate next address is PC+4



 I_4

304

ADD

Pipelining Jumps



Jump Pipeline Diagrams





Pipelining Conditional Branches



I ₁	096	ADD	Branch condition is not known until the
I_2	100	BEQ x1,x2 +200	execute stage
l ₃	104	ADD	what action should be taken in the
I ₄	304	ADD	decode stage ?

1/28/2016

Pipelining Conditional Branches



1/28/2016

 I_1

1₂

I₃

 I_{Δ}

Pipelining Conditional Branches



1/28/2016

Branch Pipeline Diagrams (resolved in execute stage)



Resource Usage



Question of the Day

Why a five stage pipeline?

Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252