<u>EECS150 - Digital Design</u> <u>Lecture 26 - Faults and Error</u> <u>Correction</u>

April 25, 2013 John Wawrzynek

Spring 2013

EECS150 - Lec26-faults

Page 1

Types of Faults in Digital Designs

- <u>Design Bugs</u> (function, timing, power draw)
 - detected and corrected at design time through testing and verification (simulation, static checks)
 - Sometimes in 3rd party design blocks
- <u>Manufacturing Defects</u> (violation of design rules, impurities in processing, statistical variations)
 - post production testing for sorting
 - spare on-chip resources for repair
- <u>Runtime Failures (physical effects and</u> environmental conditions)
 - assuming design is correct and no manufacturing defects

Spring 2013

<u>Runtime Faults</u>

- All digital systems suffer occasional runtime faults.
 - Fault tolerant design methodologies are employed to tolerate faults in critical applications (avionics, space exploration, medical, ...)
 - Error detection and correction is commonly used in memory systems and communication networks.
- Deeply scaled CMOS devices will suffer <u>reliability</u> <u>problems</u> due to a variety of physical effects (processing, aging, environmental susceptibility)
 - Lower supply voltage for energy efficiency makes matters worse.

Spring 2013

EECS150 - Lec26-faults

Page 3

Physical Fault Mechanisms

- IC Faults can be classified as <u>permanent</u>, <u>transient</u>, and <u>intermittent</u>:
 - Permanent faults reflect irreversible physical changes (like fused wire or shorted transistor)
 - Transients are induced by temporary environmental conditions (like cosmic rays and electromagnetic interference)
 - Intermittent faults occur due to unstable or marginal hardware (temporary ΔV_t resulting in timing error)
- Intermittent faults often occurs repeatedly at the same location while transients affect random locations.
- Intermittents often occur in bursts.
- Intermittent faults track changes in voltage and temperature, and may become permanent. Spring 2013 EECS150-Lec26-faults

Physical Fault Mechanisms

- Intermittent: Aging, Voltage/Temperature Dependent
 - NBTI (negative bias temperature instability) & PBTI
 - HCI (hot carrier injection)
 - TDDB (time-dependent dielectric breakdown)
 - Electromigration



Fig. 5. Temporal variations: (a) NBTI degradation process in PMOS. Breaking of hydrogen bonds creates dangling Si that acts as a defect trap near Si–SiO₂ interface—increasing V_{TH} of the transistor. V_{TH} degradation and recovery mechanism under NBTI stress is also shown. (b) Impact ionization due to HCI. (c) Percolation path due to TDDB. The behavior of leakage current after soft and hard breakdown is also plotted.

Spring 2013

EECS150 - Lec26-faults

Page 5

Physical Fault Mechanisms

- NBTI, PBTI, & HCI increase Vt and decrease mobility
 - Leads to decreased performance, lower noise margins, mismatching (in SRAM), ...
- TDDB causes soft or hard gate shorts resulting in degraded transistor performance and can lead to complete transistor failure
- Electromigration reduces interconnect conductivity and can lead to open circuit.

[Ghosh and Roy: Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era, Proceedings of the IEEE | Vol. 98, No. 10, October 2010]

Single Event Effects on digital integrated circuits: Origins and Mitigation Techniques

Dr. Raoul Velazco

TIMA Laboratory ARIS (Reliable Architectures of Integrated Systems) Grenoble – France http://tima.imag.fr raoul.velazco@imag.fr

Ecole de Microélectronique et Microsystèmes Fréjus, 19/5/2011

2. A Description of SEE's

<u>What you always wanted to know about</u> <u>Single Event Effects (SEE's)</u>

- What are they?: One of the result of the interaction between the radiation and the electronic devices
- How do they act?: Creating free charge in the silicon bulk that, in practical, behaves as a short-life but intense current pulse
- Which are the ultimate consequences?
 From simple bitflips or noise-like signals until the physical destruction of the device



2. A Description of SEE's

The Classification of SEE's

SINGLE EVENT UPSET (SEU): CHANGE OF DATA OF MEMORY CELLS MULTIPLE BIT UPSET (MBU): SEVERAL SIMULTANEOUS SEU'S SINGLE EVENT TRANSIENT (SET): PEAKS IN COMBINATIONAL IC'S FUNCTIONAL INTERRUPTION (SEFI): PHENOMENA IN CRITICAL PARTS

SINGLE EVENT LATCH-UP (SEL): PARASITIC THYRISTOR TRIGGER

AND OTHERS...

HARD ERRORS vs SOFT ERRORS



Usually, SEE's have been associated with space missions because of the absence of the atmospheric shield...



Unfortunately, our quiet oasis seems to be vanishing since the enemy is knocking on the door...

- Alpha particle from vestigial U or Th traces
- Atmospheric neutrons and other cosmic rays

11



* J. F. Ziegler and H. Puchner, "SER – History, Trends and Challenges. A guide for Designing with Memory 103", Cypress Semiconductor, USA, 2004.





* J. F. Ziegler and H. Puchner, "SER – History, Trends and Challenges. A guide for Designing with Memory ICs", Cypress Semiconductor, USA, 2004.



3. Sources of SEE's

Cosmic Rays

Usually, they had been a headache for the designers of electronics boarded in space missions...

Here you are some of their practical jokes*...

- <u>Cassini Mission</u> (1997).- Some information was lost because of MBUs.
- <u>Deep Space 1</u>.- An SEU caused a solar panel to stop opening out.
- <u>Mars Odyssey</u> (2001).- Two weeks after the launch, alarms went off because some errors lately attributed to an SEU.

• <u>GPS satellite network</u>.- One of the satellites is out of work, probably because of a latch-up.

3. Sources of SEE's

Cosmic Rays at Ground Level

- The highest fluence is reached between 15-20 km of altitude.
- Less than 1% of this particle rain reaches the sea level.
- The composition has also changed...
 - Basically, neutrons and some pions

Usually, the neutron flux is referenced to that of New York City, its value been of (in appearance) only 15 n/cm²/h

- This value depends on the altitude (approximately, x10 each 3 km until saturation at 15-20 km).
- And also on latitude, since the nearer the Poles, the higher rate.
- South America Anomaly (SAA), close to Argentina
- 1.5 m of concrete reduces the flux to a half.

What a weak foe, really should be we afraid of?

<section-header><section-header><section-header><text><text><text><text>

* J. Olsen, IEEE Trans. Nucl. Sci., 1993, 40, 74-77 ** P. D. Bradley, IEEE Trans. Nucl. Sci., 45 (6), 2829-2940





4. Mitigation of SEE's

First of all, Where must we expect SEEs?

- All the combinational stages are supposed to be affected by SETs.
- Everything having SRAM cells is a candidate to show SEUs, MBU's:
 - SRAM's, Microprocessors, FPGAs, ASICs, etc.
- Other devices seem to be quite SEE-tolerant because of their way of building:
 - DRAMs, PSRAMs, NAND memories, etc.

Which are the strategies to mitigate SEE's?

- 1. Technological
- 2. Design
- 3. Software and Hardware Redundancy





Fault Models

• Low-level Fault Models: For logic circuit nodes 1. Permanent stuck at 0 or 1 2. Glitches 3. Slow transitions For memory blocks (and flip-flops, registers) 1. Permanent stuck at 0 or 1 2. Hold failure 3. Read upset 4. Slow read 5. Write failure Sprin 2013 EESIE0-Lec26-feuts For logic circuit nodes<math>For memory blocks For memory blocksFo

A Fault-Tolerant Design Methodology

Triple Modular Redundancy (TMR)



Error Correction Codes (ECC)

- Memory systems exhibit errors (accidentally flipped-bits)
 - Large concentration of sensitive nodes
 - "Soft" errors occur occasionally when cells are struck by alpha particles or other environmental upsets.
 - Less frequently, "hard" errors can occur when chips permanently fail.
- Where "perfect" memory is required
 - servers, spacecraft/military computers, ...
- Memories are protected against failures with ECCs
- Extra bits are added to each data-word
 - extra bits are used to detect and/or correct faults in the memory system
 - in general, each possible data word value is mapped to a unique "code word". A fault changes a valid code word to an invalid one which can be detected.

Spring 2013

 $EECS150-Lec 26\mbox{-}fault$

Page 23

Simple Error Detection Coding Parity Bit

- Each data value, before it is written to memory is "tagged" with an extra bit to force the stored word to have *even parity*:
- Each word, as it is read from memory is "checked" by finding its parity (including the parity bit).





- A non-zero parity indicates an error occurred:
 - two errors (on different bits) is not detected (nor any even number of errors)
 - odd numbers of errors are detected.

Hamming Error Correcting Code

•	Use more parity bits to pir	npoint bit(s)	1	2	3	4	5	6	7	*
	in error, so they can be co	rrected.	\mathbf{p}_1	p_2	d_1	p_3	d_2	d_3	d_4	
•	Example: Single error corr	rection								/
	(SEC) on 4-bit data		Bit	pos	sitior	ח nu	mbe	er		Note:
	 use 3 parity bits, with 4-d 	lata bits		0	01 =	= 1 ₁₀)			from left to
	results in 7-bit code word	1		0	11 =	= 3 ₁₀				right.
	 3 parity bits sufficient to i 	dentify any		1	01 =	= 5 ₁₀		p_1		
	one of 7 code word bits	c		1	11 =	• 7 ₁₀				
	 overlap the assignment of so that a single error in the 	of parity bits		0	10 =	= 2 ₁₀				
	can be corrected			0	11 =	= 3₁ ₁		5		
•	Procedure: group parity b	oits so they		1	10 =	= 6 ₁₀		P_2		
	correspond to subsets of t	he 7 bits:		1	11 =	• 7 ₁₀	j			
	_ p₁ protects bits 1,3,5,7			1	00 =	= 4 ₁₀				
	- p ₂ protects bits 2 3 6 7			1	01 =	= 51				
	p_2 protecto bito 2,0,0,7			1	10 =	= 64		p_3		
	$- p_3 protects bits 4,5,6,7$			1	11 =	: 7				
	Spring 2013	EECS150 – Lec26	-fault	t		' 10	,			Page 25
	r o			-						- 480

Hamming Code Example

1 2 3 4 5 6 7

 $p_1 \ p_2 \ d_1 \ p_3 \ d_2 \ d_3 \ d_4$

- Note: parity bits occupy power-oftwo bit positions in code-word.
- On writing to memory:
 - parity bits are assigned to force even parity over their respective groups.
- On reading from memory:
 - check bits (c₃,c₂,c₁) are generated by finding the parity of the group and its parity bit. If an error occurred in a group, the corresponding check bit will be 1, • if no error the check bit will be 0.
 - check bits (c₃,c₂,c₁) form the position of the bit in error.

• Example: $c = c_3 c_2 c_1 = 101$

- error in 4,5,6, or 7 (by c₃=1)
- error in 1,3,5, or 7 (by $c_1=1$)
- no error in 2, 3, 6, or 7 (by $c_2=0$)
- Therefore error must be in bit 5.
- Note the check bits point to 5
- By our clever positioning and assignment of parity bits, the check bits always address the position of the error!

c=000 indicates no error

Hamming Error Correcting Code

- Overhead involved in single error correction code:
 - let *p* be the total number of parity bits and *d* the number of data bits in a *p* + *d* bit word.
 - If p error correction bits are to point to the error bit (p + d cases) plus indicate that no error exists (1 case), we need:

 $2^p >= p + d + 1$,

thus $p \ge \log(p + d + 1)$ for large d, p approaches $\log(d)$ Adding on extra parity bit covering the entire word can provide double error detection

1	2	3	4	5	6	7	8
\mathbf{p}_1	p_2	d_1	p_3	d_2	d_3	d_4	р ₄

• On reading the C bits are computed (as usual) plus the parity over the entire word, P:

C=0 P=0, no error C!=0 P=1, correctable single error C!=0 P=0, a double error occurred

C=0 P=1, an error occurred in p_4 bit

Typical modern codes in DRAM memory systems:

64-bit data blocks (8 bytes) with 72-bit code words (9 bytes), results in SEC, DED.

Spring 2013

EECS150 - Lec26-fault

Page 27

<u>LFSRs</u>

Linear Feedback Shift Registers (LFSRs)

- These are n-bit counters exhibiting *pseudo-random* behavior.
- Built from simple shift-registers with a small number of xor gates.
- Used for:
 - random number generation
 - counters
 - error checking and correction
- Advantages:
 - very little hardware
 - high speed operation
- Example 4-bit LFSR:



Spring 2013

EECS150 - Lec26-fault

```
Page 29
```



- Circuit counts through 2⁴-1 different non-zero bit patterns.
- Leftmost bit decides whether the "10011" xor pattern is used to compute the next value or if the register just shifts left.
- Can build a similar circuit with any number of FFs, may need more xor gates.
- In general, with n flip-flops, 2ⁿ-1 different non-zero bit patterns.
- (Intuitively, this is a counter that wraps around many times and in a strange way.)
 Spring 2013 EECS150

	0010
•	0100
	1000
xor 0 0 0 0 0	0011
000100	0110
xor 0 0 0 0 0	1100
001000	1011
xor 0 0 0 0	0101
0 1 0 0 0 0	1010
xor 1 0 0 1 1	0111 🗸
	1110
	1111
$\begin{array}{c} \mathbf{xor} 0 0 1 1 1 0 0 \\ \mathbf{xor} 0 0 0 0 0 0 \end{array}$	1101
	1001
$\frac{1}{10000000000000000000000000000000000$	0001
0 1 0 1 1	

Primitive Polynomials

$x^2 + x + l$	$x^{12} + x^6 +$	$-x^{4} + x + l$	$x^{22} + x + l$
$x^3 + x + l$	$x^{13} + x^4 +$	$-x^{3} + x + l$	$x^{23} + x^5 + l$
$x^4 + x + l$	$x^{14} + x^{10}$	$+ x^{6} + x + l$	$x^{24} + x^7 + x^2 + x + l$
$x^5 + x^2 + l$	$x^{15} + x + x$	1	$x^{25} + x^3 + l$
$x^{6} + x + l$	$x^{16} + x^{12}$	$+ x^3 + x + l$	$x^{26} + x^6 + x^2 + x + l$
$x^7 + x^3 + l$	$x^{17} + x^3 +$	- 1	$x^{27} + x^5 + x^2 + x + l$
$x^8 + x^4 + x^3 + x^2 + l$	$x^{18} + x^7 +$	- 1	$x^{28} + x^3 + 1$
$x^9 + x^4 + l$	$x^{19} + x^5 +$	$-x^2 + x + 1$	$x^{29} + x + l$
$x^{10} + x^3 + l$	$x^{20} + x^3 +$	- 1	$x^{30} + x^6 + x^4 + x + l$
$x^{11} + x^2 + 1$	$x^{21} + x^2 +$	- 1	$x^{31} + x^3 + 1$
			$x^{32} + x^7 + x^6 + x^2 + l$
Galois Field		Hardware	
Multiplication by x	\Leftrightarrow	shift left	
Taking the result mod	$p(x) \Leftrightarrow$	XOR-ing with the when the most s	e coefficients of $p(x)$ significant coefficient is 1.
Obtaining all 2 ⁿ -1 non-	-zero ⇔	Shifting and XOF	$\bar{R-ing} 2^n - 1$ times.
elements by evaluatin	$\log x^k$	-	-
for $k = 1,, 2^n - 1$	•		
Spring 2013	EEC	S150 – Lec26-fault	Page 31

Building an LFSR from a Primitive Polynomial

- For *k-bit* LFSR number the flip-flops with FF1 on the right.
- The feedback path comes from the Q output of the leftmost FF.
- Find the primitive polynomial of the form $x^k + ... + 1$.
- The $x^0 = I$ term corresponds to connecting the feedback directly to the D input of FF 1.
- Each term of the form x^n corresponds to connecting an xor between FF *n* and *n* +1.
- 4-bit example, uses $x^4 + x + 1$
 - − $x^4 \Leftrightarrow FF4$'s Q output



− $l \Leftrightarrow FF1$'s D input

- $x \Leftrightarrow xor between FF1 and FF2$

• To build an 8-bit LFSR, use the primitive polynomial $x^8 + x^4 + x^3 + x^2 + 1$ and connect xors between FF2 and FF3, FF3 and FF4, and FF4 and FF5.





Error Correction with LFSRs

- XOR Q4 with incoming bit sequence. Now values of shift-register don't follow a fixed pattern. Dependent on input sequence.
- Look at the value of the register after 15 cycles: "1010"
- Note the length of the input sequence is 2⁴-1 = 15 (same as the number of different nonzero patters for the original LFSR)
- Binary message occupies only 11 bits, the remaining 4 bits are "0000".
 - They would be replaced by the final result of our LFSR: "1010"
 - If we run the sequence back through the LFSR with the replaced bits, we would get "0000" for the final result.
 - 4 parity bits "neutralize" the sequence with respect to the LFSR.

 $11001000111 0000 \Rightarrow 1010$

110010001111 $1010 \Rightarrow 0000$

- If parity bits not all zero, an error occurred in transmission.
- If number of parity bits = log total number of bits, then single bit errors can be corrected.
- Using more parity bits allows more errors to be detected.
- Ethernet uses 32 parity bits per frame (packet) with 16-bit LFSR.