# EECS150 - Digital Design

## **Lecture 20 - Adders**


# April 4, 2013 John Wawrzynek

Spring 2013 EECS150 - Lec20-adders Page 1

## Carry-ripple Adder Revisited


· Each cell:

$$r_i = a_i \text{ XOR } b_i \text{ XOR } c_{in}$$
  
 $c_{out} = a_i c_{in} + a_i b_i + b_i c_{in} = c_{in} (a_i + b_i) + a_i b_i$ 



· 4-bit adder:

"Full adder cell"




What about subtraction?

#### **Subtractor**

$$A - B = A + (-B)$$


How do we form -B?
1. complement B
2. add 1



Spring 2013 EECS150 - Lec20-adders Page 3

# **Delay in Ripple Adders**

Ripple delay amount is a function of the data inputs:




However, we usually only consider the worst case delay on the critical path. There is usually at least one set of input data that exposes the worst case delay.

Spring 2013

## Adders (cont.)

#### Ripple Adder




Ripple adder is inherently slow because, in worst case s7 must wait for c7 which must wait for c6 ...

 $T \alpha n$ ,  $Cost \alpha n$ 

How do we make it faster, perhaps with more cost?


Spring 2013 EECS150 - Lec20-adders Page 5

## Carry Select Adder



## **Carry Select Adder**

Extending Carry-select to multiple blocks




- What is the optimal # of blocks and # of bits/block?
  - If blocks too small delay dominated by total mux delay
  - If blocks too large delay dominated by adder delay

$$\sqrt{N}$$
 stages of  $\sqrt{N}$  bits

T α sqrt(N),
Cost ≈2\*ripple + muxes

Spring 2013 EECS150 - Lec20-adders Page 7

## Carry Select Adder



Compare to ripple adder delay:

$$T_{total} = 2 \text{ sqrt}(N) T_{FA} - T_{FA}$$
, assuming  $T_{FA} = T_{MUX}$   
For ripple adder  $T_{total} = N T_{FA}$ 

"cross-over" at N=3, Carry select faster for any value of N>3.

- Is sqrt(N) really the optimum?
  - From right to left increase size of each block to better match delays
  - Ex: 64-bit adder, use block sizes [12 11 10 9 8 7 7]
- How about recursively defined carry select?

## **Carry Look-ahead Adders**


- In general, for n-bit addition best we can achieve is delay  $\alpha \log(n)$
- How do we arrange this? (think trees)
- First, reformulate basic adder stage:

a b c <sub>il</sub>	C <sub>i+1</sub>	S		
000	0	0	carry "kill"	
001	0	1_	$k_i = a_i' b_i'$	
010	0	1		
011	1	0	carry "propagate"	
100	0	1	$p_i = a_i \oplus b_i$	
101	1	0_	_	$c_{i+1} = g_i + p_i c_i$
110	1	0	carry "generate"	$ \mathbf{s}_i = \mathbf{p}_i \oplus \mathbf{c}_i $
111	1	1	$g_i = a_i b_i$	

Spring 2013 EECS150 - Lec20-adders Page 9

## Carry Look-ahead Adders

• Ripple adder using p and g signals:



• So far, no advantage over ripple adder:  $T \alpha N$ 

## **Carry Look-ahead Adders**

Expand carries:


$$c_0$$
 $c_1 = g_0 + p_0 c_0$ 
 $c_2 = g_1 + p_1 c_1 = g_1 + p_1 g_0 + p_1 p_0 c_0$ 
 $c_3 = g_2 + p_2 c_2 = g_2 + p_2 g_1 + p_1 p_2 g_0 + p_2 p_1 p_0 c_0$ 
 $c_4 = g_3 + p_3 c_3 = g_3 + p_3 g_2 + p_3 p_2 g_1 + \dots$ 
.

- Why not implement these equations directly to avoid ripple delay?
  - Lots of gates. Redundancies (full tree for each).
  - Gate with high # of inputs.
- Let's reorganize the equations.

Spring 2013 EECS150 - Lec20-adders Page 11

## Carry Look-ahead Adders


• "Group" propagate and generate signals:




- P true if the group as a whole propagates a carry to cout
- G true if the group as a whole generates a carry


$$c_{out} = G + Pc_{in}$$

Group P and G can be generated hierarchically.



Spring 2013 EECS150 - Lec20-adders Page 13






# Carry look-ahead Wrap-up

- · Adder delay O(logN) (up then down the tree).
- · Cost? Energy per add?
- Can be applied with other techniques. Group P & G signals can be generated for sub-adders, but another carry propagation technique (for instance ripple) used within the group.
  - For instance on FPGA. Ripple carry up to 32 bits is fast (1.25ns), CLA used to extend to large adders. CLA tree quickly generates carry-in for upper blocks.
- Other more complex techniques exist that can bring the delay down below O(logN), but are only efficient for very wide adders.

### **Bit-serial Adder**




- Addition of 2 n-bit numbers:
  - takes n clock cycles,
  - uses 1 FF, 1 FA cell, plus registers
  - the bit streams may come from or go to other circuits, therefore the registers might not be needed.

Spring 2013 EECS150 - Lec20-adders Page 17

### Adders on the Xilinx Virtex-5


- Dedicated carry logic provides fast arithmetic carry capability for highspeed arithmetic functions.
- Cin to Cout (per bit) delay = 40ps, versus 900ns for F to X delay.
- 64-bit add delay = 2.5ns.




Spring 2013

UG190\_5\_04\_032606

# Virtex 5 Vertical Logic



We can map ripple-carry addition onto carry-chain block.



The carry-chain block also useful for speeding up other adder structures and counters.

## **Adder Final Words**

Туре	Cost	Delay
Ripple	O(N)	O(N)
Carry-select	O(N)	O(sqrt(N))
Carry-lookahead	O(N)	O(log(N))

- Dynamic energy per addition for all of these is O(n).
- "O" notation hides the constants. Watch out for this!
- The cost of the carry-select is at least 2X the cost of the ripple.
   Cost of the CLA is probably at least 2X the cost of the carry-select.
- The actual multiplicative constants depend on the implementation details and technology.
- FPGA and ASIC synthesis tools will try to choose the best adder architecture automatically
  - assuming you specify addition using the "+" operator, as in "assign A = B + C"

 Spring 2012
 EECS150 - Lec19-db1
 Page 20