### EECS150 - Digital Design

# Lecture 15 - CMOS Implementation Technologies

Mar 12, 2013 John Wawrzynek

Spring 2013

EECS150 - Lec15-CMOS

Page 1

#### **Overview of Physical Implementations**

The stuff out of which we make systems.

- Integrated Circuits (ICs)
  - Combinational logic circuits, memory elements, analog interfaces.
- Printed Circuits (PC) boards
  - substrate for ICs and interconnection, distribution of CLK, Vdd, and GND signals, heat dissipation.
- Power Supplies
  - Converts line AC voltage to regulated DC low voltage levels.
- Chassis (rack, card case, ...)
  - holds boards, power supply, fans, provides physical interface to user or other systems.
- Connectors and Cables.
  Spring 2013
  E

# **Printed Circuit Boards**



- fiberglass or ceramic
- 1-25 conductive layers
- ~1-20in on a side
- IC packages are soldered down.

#### Multichip Modules (MCMs)

• Multiple chips directly connected to a substrate. (silicon, ceramic, plastic, fiberglass) without chip packages.

Spring 2013

EECS150 - Lec15-CMOS

Page 3



#### **Integrated Circuits**

• Moore's Law has fueled innovation for the last 3 decades.



- "Number of transistors on a die doubles every 18 months."
- What are the consequences of Moore's law? Spring 2013 EECS150 - Lec15-CMOS

```
Page 5
```

#### **Chip-level Function Implementation Alternatives**

Full-custom:	All circuits/transistor layouts optimized for application.	
Standard-cell	Arrays of small function blocks (gates, FFs) automatically placed and routed.	
Gate-array:	Partially prefabricated wafers customized with metal layers.	
FPGA: Prefo	bricated chips customized with switches and wires.	
Microprocesso	or: Instruction set interpreter customized through so	ftware.
Domain Specit	fic Processor: (DSP, NP, GPU).	

What are the important metrics of comparison?

#### Why FPGAs?

A tradeoff exists between NRE\* cost and manufacturing costs:



number of units manufactured (volume)

The ASIC approach is only viable for products with very high volume (where NRE could be amortized), and which were not time to market (TTM) sensitive. Cross-over point has moved to the right (favoring FPGA) implementation as ASIC NREs have increased.

\*Non-recurring Engineering Costs

Spring 2013

EECS150 - Lec15-CMOS

Page 7

CMOS Devices

MOSFET (Metal Oxide Semiconductor Field Effect Transistor).



#### **Transistor-level Logic Circuits**



# **Transistor-level Logic Circuits**

Simple rule for wiring up MOSFETs:



#### **Transistor-level Logic Circuits**



Note:

- out = 0 iff a OR b =1 therefore out = (a+b)'
- Again pFET network and nFET networks are duals of one another.

Other more complex functions are possible. Ex: out = (a+bc)'

Spring 2013

EECS150 - Lec15-CMOS

Page 11

# **CMOS Logic Gates in General**



#### **Transmission** Gate

- Transmission gates are the way to build "switches" in CMOS.
- In general, both transistor types are needed:
  - nFET to pass zeros.
  - pFET to pass ones.
- The transmission gate is bi-directional (unlike logic gates).



• Does not directly connect to Vdd and GND, but can be combined with logic gates or buffers to simplify many logic structures.

Spring 2013

EECS150 - Lec15-CMOS

Page 13



EECS150 - Lec15-CMOS

### <u>4-to-1 Transmission-gate Mux</u>



- The series connection of pass-transistors in each branch effectively forms the AND of s1 and s0 (or their complement).
- Compare cost to logic gate implementation

Lec15-CMOS

Page 15

# Alternative 4-to-1 Multiplexor

- This version has less delay from in to out.
- In both versions, care must be taken to avoid turning on multiple paths simultaneously (shorting together the inputs).



### **Tri-state Buffers**



#### Tri-state Buffers



Tri-state buffers enable "bidirectional" connections.



Tri-state buffers are used when multiple circuits all connect to a common wire. Only one circuit at a time is allowed to drive the bus. All others "disconnect" their outputs, but can "listen".



EECS150 - Lec15-CMOS

### Tri-state Based Multiplexor

#### Multiplexor



#### If s=1 then c=a else





S=0.

# Transistor Circuit for inverting multiplexor:



Spring 2013

EECS150 - Lec15-CMOS

Page 19

# Latches and Flip-flops

