EECS150 - Digital Design

Lecture 6 - Logic Simulation

Feb 7, 2013 John Wawrzynek

Spring 2013

EECS150 - LecO6-sim

Page 1

Encoder Example

What is y if x == 4'b1111?



Encoder Example (cont.)

What is y if x == 4'b1111?



Spring 2013

Encoder Example (cont.)

If you can guarantee that only one 1 appears in the input, then simpler logic can be generated:



If the input applied has more than one 1, then this version functions as a "priority encoder". The least significant 1 gets priority (the more significant 1's are ignored). Again the circuit will be simplified when possible.

Spring 2013

EECS150 Design Methodology



Let's look at the other branch.

Spring 2013

EECS150 - Lec06-sim

Page 5

Design Verification

- Industrial design teams spend a large percentage of the design time on design verification:
 - Removing functional bugs, messaging the design to meet performance, cost, and power constraints.
- Particularly important for IC design, less so for FPGAs.
- A variety of tools and strategies are employed.
 - **Simulation**: software that interprets the design description and mimics signal behavior and timing (and power consumption).
 - Simulation provides better controllability and observability over real hardware. Saves on wasted development time and money.
 - **Emulation**: hardware platform (usually FPGAs) are used to mimic behavior of another system. Fast simulation.
 - Static Analysis: tools examines circuit structure and reports on expected performance, power, or compares alternative design representations looking for differences.

Spring 2013

Simulation

Verilog/VHDL simulators use 4 signals values:

0, 1, X (unknown), Z (undriven)

Simulation engine algorithm typically "discrete event simulation"



Discrete Event Simulation Engine

- A time-ordered list of events is maintained
 Event: a value-change scheduled to occur at a given time
 All events for a given time are kept together
- The scheduler removes events for a given time ...
 - ... propagates values, executes models, and creates new events ...



Simulation Testing Strategies

- **Unit Testing**: Large systems are often too complex to test all at once, so an bottom-up hierarchical approach. Sub-modules are tested in isolation.
- **Combinational Logic blocks**: when practical, exhaustive testing. Otherwise a combination of random and directed tests.
- Finite state machines: test every possible transition and output.
- **Processors**: use software to expose bugs.
- In all cases, the simulated output values are checked against the expected values. Expected values are derived through a variety of means:
 - HDL behavior model running along side the design under test
 - precomputed inputs and outputs (vectors)
 - co-simulation. Ex: C-language model runs along side ModelSim

Spring 2013

EECS150 - Lec06-sim

Page 9

Testbench

Top-level modules written specifically to test other modules.

```
module testmux; ---- Generally no ports.
                                                Usually never synthesized to circuits.
   reg a, b, s;
                                                Therefore free to use "simulation only"
   wire f;
                                                language constructs.
   reg expected;
                                                                            Instantiation of DUT
   mux2 myMux (.select(s), .in0(a), .in1(b), .out(f));
                                                                           (device under test).
                                                        Initial block similar to "always" block
   initial; ------
                       without a trigger. It triggers once
           automatically at the beginning of
automatically at the beginning of
simulation. (Also supported on FPGAs).
"#10 s=1; a=0; b=1; expected=1;
"#10 s=1; a=0; b=1; expected=1:
         begin
            #10 s=1; a=0; b=1; expected=1;
                                                        simulation. Delays some action by
                    Assignments used to
    end
                                                        a number of simulation time units.
   initial
                            set inputs.
                                                        Note multiple initial blocks.
          $monitor(
               "select=%b in0=%b in1=%b out=%b, expected out=%b time=%d",
                s, a, b, f, expected, $time); $\frac{$monitor triggers whenever}{$monitor triggers whenever}$
                                                                any of its inputs change.
     endmodule // testmux
                                                                Sends output to console.
A variety of other "system functions exist for
displaying output and controlling the simulation. Most simulators also include a
                                       EECS150 - LecO6-sim way to view waveforms of a
     Spring 2013
                                                                                        Page 10
                                                         set of signals.
```

Mux4 Testbench





Final Words (for now) on Simulation

Testing is not always fun, but you should view it as part of the design process. Untested potentially buggy designs are a dime-a-dozen. Verified designs have real value.

Devising a test strategy is an integral part of the the design process. It shows that you have your head around the design. It should not be an afterthought.

Spring 2013

EECS150 - Lec06-sim

Page 13