

EECS150 – Digital Design

Lecture 4 – Register & Flip-flops


January 31, 2013

John Wawrzynek
Electrical Engineering and Computer Sciences
University of California, Berkeley

<http://www-inst.eecs.berkeley.edu/~cs150>

Only Two Types of Circuits Exist

- Combinational Logic Blocks (CL)
- State Elements (registers)




- State elements are mixed in with CL blocks to control the flow of data.

- Sometimes used in large groups by themselves for "long-term" data storage.

State Elements: circuits that store info


- Examples: registers, memories
- Register: Under the control of the "load" signal, the register captures the input value and stores it indefinitely.



often replace by clock signal (clk)


- The value stored by the register appears on the output (after a small delay).
- Until the next load, changes on the data input are ignored (unlike CL, where input changes change output).
- These get used for short term storage (ex: register file), and to help move data around the processor.


Register Details...What's inside?



- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0,1
- D is "data", Q is "output"
- Also called "d-type Flip-Flop"

Flip-flop Timing

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered" 
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms:



Spring 2013

EECS150 lec04-seq_logic

Page 5

Uses for State Elements

- 1) As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
- 2) Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.


Spring 2013

EECS150 lec04-seq_logic

Page 6


Accumulator Circuit Example

Assume X is a vector of N integers, presented to the input of our accumulator circuit one at a time (one per clock cycle), so that after N clock cycles, S hold the sum of all N numbers.




$S=0$; Repeat N times
 $S = S + X$;

- We need something like this:




- But not quite.
- Need to use the clock signal to hold up the feedback to match up with the input signal.


Accumulator Circuit




- Put register, with clock signal controlling its load, in feedback path.
- On each clock cycle the register prevents the new value from reaching the input to the adder prematurely. (The new value just waits at the input of the register).

Timing:






Flip-Flop Timing Details




Three important times associated with flip-flops:

- setup time
- hold time
- clock-to-q delay.


Accumulator Revisited



- Note:
 - Reset signal (synchronous)
 - Timing of X signal is not known without investigating the circuit that supplies X. Here we assume it comes just after S_{i-1} .
- Observe transient behavior of S_i .




Pipelining to improve performance (1/2)



Extra Register are often added to help speed up the clock rate.


Timing...



Note: delay of 1 clock cycle from input to output.

Clock period limited by propagation delay of adder/shifter.


Pipelining to improve performance (2/2)



◦ Insertion of register allows higher clock frequency.



◦ More outputs per second.

Timing...




Level-sensitive Latch Inside Flip-flop

Positive Level-sensitive latch:



When CLK is high, latch is transparent, when clk is low, latch retains previous value.

Positive Edge-triggered flip-flop built from two level-sensitive latches:



Spring 2013


EECS

Page 13

Flip-flops on Virtex5 FPGA


SLICEL

SLICEM



Other flip-flops in the chip input/output cells, and in the form of registers in the DSP slices and memory block interfaces.

Virtex5 Slice Flip-flops



4 flip-flops / slice (corresponding to the 4 6-LUTs)

Each takes input from LUT output or primary slice input.


Edge-triggered FF vs. level-sensitive latch.
Clock-enable input (can be set to 1 to disable) (shared).

Positive versus negative clock-edge.
Synchronous vs. asynchronous reset.
SRHIGH/SRLOW select reset (SR) set.
REV forces opposite state.
INIT0/INIT1 used for global reset (not shown - usually just after power-on and configuration).

S150 lec04-seq_logic

Page 15

Virtex5 Flip-flops "Primitives"




D Flip-Flop with Synchronous Reset and Set and Clock Enable


Provided by the CAD tools. This maps to single slice flip-flop.

Logic Table


Inputs					Output
R	S	CE	D	C	Q
1	-	-	-	↑	0
0	1	-	-	↑	1
0	0	0	-	-	No Change
0	0	1	1	↑	1
0	0	1	0	↑	0



Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable



Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear



Clock Enable and Asynchronous Preset and Clear

Spring 2013

EECS150 lec04-seq_logic

Page 16

State Elements in Verilog

Always blocks are the only way to specify the "behavior" of state elements. Synthesis tools will turn state element behaviors into state element instances.

D-flip-flop with synchronous set and reset example:

```

module dff(q, d, clk, set, rst);
  input d, clk, set, rst;
  output q;
  reg q;

  always @(posedge clk)
    if (rst)
      q <= 1'b0;
    else if (set)
      q <= 1'b1;
    else
      q <= d;
endmodule


```

keyword

"always @ (posedge clk)" is key to flip-flop generation.

This gives priority to reset over set and set over d.


On FPGAs, maps to native flip-flop.




Finite State Machines

State Transition Diagram

Implementation Circuit Diagram



Holds a symbol to keep track of which bubble the FSM is in.



CL functions to determine output value and next state based on input and current state.

$out = f(in, \text{current state})$

$next\ state = f(in, \text{current state})$

What does this one do?

Did you know that every SDS is a FSM?

Finite State Machines

```
module FSM1(clk, rst, in, out);
input clk, rst;
input in;
output out;
```

Must use reset to force to initial state.
reset not always shown in STD

```
// Defined state encoding:
```

```
parameter IDLE = 2'b00;
parameter S0 = 2'b01;
parameter S1 = 2'b10;
```

Constants local to this module.

```
reg out;
```

out not a register, but assigned in always block

```
reg [1:0] state, next_state;
```


Combinational logic signals for transition.

THE register to hold the "state" of the FSM.

```
// always block for state register
```

```
always @(posedge clk)
if (rst) state <= IDLE;
else state <= next_state;
```

A separate always block should be used for combination logic part of FSM. Next state and output generation. (Always blocks in a design work in parallel.)



FSMs (cont.)

```
// always block for combinational logic portion
```

```
always @(state or in)
```

```
case (state)
```

```
// For each state def output and next
```

```
  IDLE : begin
    out = 1'b0;
    if (in == 1'b1) next_state = S0;
    else next_state = IDLE;
  end
```

```
  S0 : begin
    out = 1'b0;
    if (in == 1'b1) next_state = S1;
    else next_state = IDLE;
  end
```

```
  S1 : begin
    out = 1'b1;
    if (in == 1'b1) next_state = S1;
    else next_state = IDLE;
  end
```

```
  default: begin
    next_state = IDLE;
    out = 1'b0;
  end
```

```
endcase
endmodule
```


Each state becomes a case clause.

For each state define:


Output value(s)

State transition

Use "default" to cover unassigned state. Usually unconditionally transition to reset state.



Example - Parallel to Serial Converter



```
module ParToSer(ld, X, out, clk);
  input [3:0] X;
  input ld, clk;
  output out;
```

```
  reg [3:0] Q;
  wire [3:0] NS;
```

```
  assign NS =
    (ld) ? X : {Q[0], Q[3:1]};
```

```
  always @ (posedge clk)
    Q <= NS;
```

```
  assign out = Q[0];
```

```
endmodule
```

Specifies the muxing with "rotation"

forces Q register (flip-flops) to be rewritten every cycle

connect output

Spring 2013

EECS150

21

Parameterized Version

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

```
parameter N = 4;
```

Declare a parameter with default value.

Note: this is not a port. Acts like a "synthesis-time" constant.

```
ParToSer #(.N(8))
  ps8 ( ... );
```

```
ParToSer #(.N(64))
  ps64 ( ... );
```

Overwrite parameter N at instantiation.

```
module ParToSer(ld, X, out, CLK);
  input [N-1:0] X;
  input ld, clk;
  output out;
  reg out;
  reg [N-1:0] Q;
  wire [N-1:0] NS;
```

Replace all occurrences of "3" with "N-1".

```
  assign NS =
    (ld) ? X : {Q[0], Q[N-1:1]};
```

```
  always @ (posedge clk)
    Q <= NS;
```

```
  assign out = Q[0];
```

```
endmodule
```

Spring 2013

EECS150