

<u>EECS150 - Digital Design</u> Lecture 3 - Verilog Introduction					
	Jan 29, 2013 John Wawrzynek				
Spring 2013	EECS150 - LecO3-Verilog	Page 1			



EECS150 - LecO3-Verilog

## **Design Entry**

- Schematic entry/editing used to be the standard method in industry and universities.
- Used in EECS150 until 2002
- © Schematics are intuitive. They match our use of gate-level or block diagrams.
- © Somewhat physical. They imply a physical implementation.
- ☺ Require a special tool (editor).
- Onless hierarchy is carefully designed, schematics can be confusing and difficult to follow on large designs.




- Hardware Description Languages (HDLs) are the new standard
  - except for PC board design, where schematics are still used.


Spring 2013


EECS150 - LecO3-Verilog


Page 3


#### Hardware Description Languages Basic Idea: "Structural" example: Language constructs describe Decoder (output x0, x1, x2, x3; circuits with two basic forms: inputs a,b) ł - Structural descriptions: wire abar, bbar; connections of components. Nearly inv(bbar, b); one-to-one correspondence to with inv(abar, a); and(x0, abar, bbar); schematic diagram. and(x1, abar, b ); and(x2, a, Behavioral descriptions: use highbbar); and(x3, a, b ); level constructs (similar to } conventional programming) to describe the circuit function. "Behavioral" example: Decoder (output x0, x1, x2, x3; Originally invented for simulation. inputs a,b) Now "logic synthesis" tools exist to ł automatically convert from HDL case [a b] 00: [x0 x1 x2 x3] = 0x1;source to circuits. 01: [x0 x1 x2 x3] = 0x2;High-level constructs greatly 10: [x0 x1 x2 x3] = 0x4;11: [x0 x1 x2 x3] = 0x8;improves designer productivity. endcase; However, this may lead you to falsely } Warning: this is a fake HDL! believe that hardware design can be reduced to writing programs!\* LecO3-Verilog Page 4 \*Describing hardware with a language is similar, however, to writing a parallel program.


























Verilog Operator	Name	Functional Group	> >=	greater than greater than or equal to	Relational Relational
0	bit-select or part-select		< <=	less than less than or equal to	Relational Relational
()	parenthesis		== !=	logical equality logical inequality	Equality Equality
 ~ & 	logical negation negation reduction AND reduction OR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction	==== !==	case equality case inequality	Equality Equality
~& ~!	reduction NAND reduction NOR		&	bit-wise AND	Bit-wise
^' ~^ or ^~	reduction XOR reduction XNOR		^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	I	bit-wise OR	Bit-wise
{}	concatenation	Concatenation	&&	logical AND	Logical
{{}} replication Replication	Replication	11	logical OR	Logical	
*	multiply	Arithmetic Arithmetic Arithmetic	?:	conditional	Conditional
/ %	divide modulus				
+ -	binary plus binary minus	Arithmetic Arithmetic			
<< >>	shift left shift right	Shift Shift			

# Verilog Numbers

Constants:

- 14 ordinary decimal number
- -14 2's complement representation
- **12'b0000\_0100\_0110** binary number ("\_" is ignored)
- 12'h046 hexadecimal number with 12 bits

### Signal Values:


By default, Values are unsigned


e.g., C[4:0] = A[3:0] + B[3:0]; if A = 0110 (6) and B = 1010(-6) C = 10000 not 00000 i.e., B is zero-padded, not sign-extended

#### wire signed [31:0] x;

Declares a signed (2's complement) signal array.

EECS150 - LecO3-Verilog





### Always Blocks

Nested if-else example:


module mux4 (in0, in1, in2, in3, select, out); input in0,in1,in2,in3; input [1:0] select; output out; reg out; always @ (in0 in1 in2 in3 select) if (select == 2'b00) out=in0; else if (select == 2'b01) out=in1; else if (select == 2'b10) out=in2; else out=in3; endmodule // mux4

Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay). Case version treats all inputs the same.


Spring 2013


EECS150 - LecO3-Verilog

Page 19



### **Example - Ripple Adder Generator**





# Verilog in EECS150

- We will primarily use **behavioral modeling** along with **instantiation** to 1) build hierarchy and, 2) map to FPGA resources not supported by synthesis.
- Favor continuous assign and avoid always blocks unless:
  - no other alternative: ex: state elements, case
  - helps readability and clarity of code: ex: large nested if else
- Use named ports.
- Verilog is a big language. This is only an introduction.
  - Our text book is a good source. Read and use chapter 4.
  - Be careful of what you read on the web. Many bad examples out there.
  - We will be introducing more useful constructs throughout the semester. Stay tuned!

Spring 2013

EECS150 - LecO3-Verilog

Page 23

# Final thoughts on Verilog Examples

Verilog looks like C, but it describes hardware Multiple physical elements with parallel activities and temporal relationships.

A large part of digital design is knowing how to write Verilog that gets you the desired circuit. <u>First understand the circuit</u> <u>you want then figure out how to code it in Verilog</u>. If you do one of these activities without the other, you will struggle. These two activities will merge at some point for you.

Be suspicious of the synthesis tools! Check the output of the tools to make sure you get what you want.

EECS150 - LecO3-Verilog