

CS 150 Digital Design

Lecture 24 – Power and Energy

2013-4-18

Professor John Wawrzynek

today's lecture by John Lazzaro

TAs: Shaoyi Cheng, Vincent Lee

www-inst.eecs.berkeley.edu/~cs150/



L24: Power and Energy UC Regents Spring 2013 © UCB



Sad fact: Computers turn electrical energy into heat. Computation is a byproduct.

Energy and Performance

Air or water carries heat away, or chip melts.



L24: Power and Energy UC Regents Spring 2013 © UCB

The Joule: Unit of energy. Can also be expressed as Watt-Seconds. Burning 1 Watt for 100 seconds uses 100 Watt-Seconds of energy.

This is how electric tea pots work ...

1 Joule heats 1 gram of water 0.24 degree C


1 Joule of Heat Energy per Second

The Watt: Unit of power.
The amount of energy
burned in the resistor
in 1 second.

1 Ohm Resistor

20 W rating: Maximum power the package is able to transfer to the air. Exceed rating and resistor burns.

UC Regents Spring 2013 © UCB



CS 150 L24: Power and Energy

Cooling an iPod nano ...



Like resistor on last slide, iPod relies on passive transfer of heat from case to the air.

Why? Users don't want fans in their pocket ...

To stay "cool to the touch" via passive cooling, power budget of 5 W.

If iPod nano used 5W all the time, its battery would last 15 minutes ...

CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

Powering an iPod nano (2005 edition)



1.2 W-hour battery: Can supply 1.2 watts of power for 1 hour.

1.2 W-hr / $5 W \approx 15$ minutes.

More W-hours require bigger battery and thus bigger "form factor" -- it wouldn't be "nano" anymore :-).

Real specs for iPod nano:

14 hours for music,
4 hours for slide shows.

85 mW for music.300 mW for slides.

CS 150 L24: Power and Energy


UC Regents Spring 2013 © UCB

Finding the (2005) iPod nano CPU ...



PP5020

digital media management system-on-chip [........]



Two 80 MHz CPUs. One CPU used for audio, one for slides.

Low-power ARM roughly ImW per MHz ... variable clock, sleep modes.

85 mW system power realistic ...


CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

What's happened since 2005?

















Desired screen size sets smartphone W x L Depth? : Thin body vs. battery life

| de la companya de la | 2007 | 2008 | 2009 | 2010 | 2011 | Today |
|--|----------------------------------|----------------------------------|----------------------------------|--|-----------------|----------------------------------|
| | iPhone | iPhone 3G | iPhone 3GS | iPhone 4 | iPhone 4 (CDMA) | iPhone 4S |
| Battery | Li-lon Polymer, 3.7V, 1170mAh | Li-lon Polymer, 3.7V, 1150mAh | Li-lon Polymer, 3.7V, 1220mAh | Li-lon Polymer, | 3.7V, 1420mAh | Li-lon Polymer, 3.7V, 1430mAh |
| COSC. SHOW | 5.7V, TT70mAn | 5.7V, TTSUMAN | 3.7 V, 1220MAN | - THE RESERVE TO SERVE TO SERV | | 3.7V, 1430H |

22% gain in battery energy over 5 iterations







| 0. | 2007 |
|---------------------------------------|----------------|
| | iPhone |
| Apps | Samsung |
| Processor | S5L8900B01 ARM |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Core |
| Process | 90nm |
| Geometry | |
| Die Size | 8.5 x 8.5 mm |
| Pin Count | 424 |
| ARM Core | ARM9 (ARMv5) |
| (Instruction Set) | |
| Clock Speed | ~600MHz |
| GPU | PowerVR MBX |
| SDRAM | 1Gb Mobile DDR |

In 4 years:

2008

6.8x increase in transistor count

2010


33% max clock speed increase

Attached DRAM: 128 MB -> 512 MB

6.8x transistors: 5 Dual CPU and GPU, and to save energy.



CS 150 L24: Power and Energy



UC Regents Spring 2013 © UCB

2011

Today

Notebooks ... as designed in 2006 ...

2006 Apple MacBook -- 5.2 lbs



Performance: Must be "close enough" to desktop performance ... most people no longer used a desktop (even in 2006).


Size and Weight. Ideal: paper notebook.

Heat: No longer "laptops" -- top may get "warm", bottom "hot". Quiet fans OK.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Battery: Set by size and weight limits ...



Battery rating: 55 W-hour.

At 2.3 GHz, Intel Core Puo CPU consumes 31 W running a heavy load - under 2 hours battery life! And, just for CPU!

Almost full 1 inch depth. Width and height set by available space, weight.

At 1 GHz, CPU consumes 13 Watts. "Energy saver" option uses this mode ...

UC Regents Spring 2013 © UCB

CS 150 L24: Power and Energy



MacBook Air ... design the laptop like an iPod



2011 Air: 11.8 in x 7.56 in x 0.68 in; 2.38 lbs




2006 Macbook: 12.8 in x 8.9 in x 1 in; 5.2 lbs


CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Mainboard: fills about 25% of the laptop



35 W-h battery: 63% of 2006 MacBook's 55 W-h



Servers: Total Cost of Ownership (TCO)



Reliability: running computers hot makes them fail more often.

Machine rooms are expensive. Removing heat dictates how many servers to put in a machine room.


Electric bill adds up! Powering the servers + powering the air conditioners is a big part of TCO.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Computations per W-h doubles every 1.6 years, going back to the first computer.

(Jonathan Koomey, Stanford).




CS 150 I


Processors and Energy



CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB



Main driver: device scaling ...




From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005.

CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

Switching Energy: Fundamental Physics

Every logic transition dissipates energy.




How can we limit switching energy?

- (1) Reduce # of clock transitions. But we have work to do ...
- (2) Reduce Vdd. But lowering Vdd limits the clock speed ...
- (3) Fewer circuits. But more transistors can do more work.
- (4) Reduce C per node. One reason why we scale processes.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Scaling switching energy per gate ...



IC process scaling ("Moore's Law")

Vand C (length and width of Cs decrease, but plate distance gets smaller).

Recent slope more shallow because V is being scaled less aggressively.


From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Second Factor: Leakage Currents

Even when a logic gate isn't switching, it burns power.




Igate: Ideal capacitors have zero DC current. But modern transistor gates are a few atoms thick, and are not ideal.

CS 150 L24: Power and Energy

Isub: Even when this nFet is off, it passes an loff leakage current.

We can engineer any loff we like, but a lower loff also results in a lower lon, and thus a lower maximum clock speed.

Intel's 2006 processor designs, leakage vs switching power







A lot of work was done to get a ratio this good $\dots 50/50$ is common.

Bill Holt, Intel, Hot Chips 17_{UC Regents Spring 2013 © UCB}

Engineering "On" Current at 25 nm ...




We can increase l_{on} by raising V_{dd} and/or lowering V_{t} .




CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Plot on a "Log" Scale to See "Off" Current




We can decrease I_{off} by raising V_{t} - but that lowers I_{on} .



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Device engineers trade speed and power






From: Silicon Device Scaling to the Sub-10-nm Regime Meikei leong,1* Bruce Doris,2 Jakub Kedzierski,1 Ken Rim,1 Min Yang1

150 L24: Power and Energy UC Regents Spring 2013 © UCB

Customize processes for product types ...





From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Transistor physics revisited ...






Away from the surface, the drain-induced charges remain even when the gate is off!

As we make L smaller, source and drain come closer, and Ioff gets larger!

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Solution concept: Fully-depleted channel




We limit the depth of the channel so that the gate voltage "wins" over the drain voltage.

Done as shown, 5 to 7 nm depth for a 20 nm transistor.

"FD-SOI" -- Fully-Depleted Silicon-On-Insulator


CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB



Transistor channel is a raised fin.


Gate controls channel from sides and top.

Channel depth is fin width. 12-15nm for L=22nm.






UC Regents Spring 2013 © UCB



Sandy Bridge

32nm planar

1.16B transistors




"Less than half the power @ same performance"


Ivy Bridge

22nm FinFet


1.4B transistors



Clock rates have flattened out, but ...



Performance: put more transistors to work



Take CS152 to learn how ...

UC Regents Spring 2013 © UCB

Break



Play:

Five low-power design techniques



Parallelism and pipelining



Power-down idle transistors



Slow down non-critical paths



* Clock gating



* Thermal management



UC Regents Spring 2013 © UCB

Design Technique #1 (of 5)


Trading Hardware for Power

via Parallelism and Pipelining ...



S 150 L24: Power and Energy

UC Regents Spring 2013 © UCB



And so, we can transform this:

```
Freq = 1
Vdd = 1
Vdd = 1
Throughput = 1
P ~ F × Vdd Power = 1
Area = 1
P ~ 1 × 1 Pwr Den = 1
```

Block processes stereo audio. 1/2 of clocks for "left", 1/2 for "right".

Into this:

Top block processes "left", bottom "right".



THIS MAGIC TRICK BROUGHT TO YOU BY CORY HALL ...

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB


Chandrakasan & Brodersen (UCB, 1992)


| Architecture | Power (normalized) |
|--------------------|--------------------|
| Simple | 1 |
| Parallel | 0.36 |
| Pipelined | 0.39 |
| Pipelined-Parallel | 0.2 |


| Architecture | Area (normalized) |
|--------------------|-------------------|
| Simple | 1 |
| Parallel | 3.4 |
| Pipelined | 1.3 |
| Pipelined-Parallel | 3.7 |


| Architecture | Voltage |
|--------------------|---------|
| Simple | 5V |
| Parallel | 2.9V |
| Pipelined | 2.9V |
| Pipelined-Parallel | 2.0 |

CS 150 L24: Power and Energy











Area = 636 x 833 μ^2





Area = 640 x 1081 μ^2

Anantha P. Chandrakasan **Minimizing Power Consumption in CMOS Circuits**

Robert W. Brodersen Regents Spring 2013 © UCB

Simple

Multiple Cores for Low Power

Trade hardware for power, on a large scale ...



0 L24: Power and Energy UC Regents Spring 2013 © UCB


Cell: The PS3 chip













CS 150 L24: Power and Energy

Cell (PS3 Chip): 1 CPU + 8 "SPUs"



One Synergistic Processing Unit (SPU)



SPU issues 2 inst/cycle (in order) to 7 execution units 256 KB Local Store, 128 128-bit Registers SPU fills Local Store using DMA to DRAM and network

CS 150 L24: Power and Energy


UC Regents Spring 2013 © UCB

A "Schmoo" plot for a Cell SPU ...

The lower Vdd, the less dynamic energy consumption.

$$E_{0\to 1} = \frac{1}{2} c V_{dd}^2 E_{1\to 0} = \frac{1}{2} c V_{dd}^2$$

The lower Vdd, the longer the maximum clock period, the slower the clock frequency.



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Clock speed alone doesn't help E/op ...

But, lowering clock frequency while keeping voltage constant spreads the same amount of work over a longer time, so chip stays cooler ...

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB


55

Scaling V and f does lower energy/op

1 W to get 2.2 GHz performance. 26 C die temp.

7W to reliably get 4.4 GHz performance. 47C die temp.

If a program that needs a 4.4 Ghz CPU can be recoded to use two 2.2 Ghz CPUs ... big win.



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB


How iPod nano 2005 puts its 2 cores to use ...



PP5020 Soc



digital media management system-on-chip Europi



Dual ARM Processors

- Dual 32-bit ARM7TDMI processors
- Up to 80 MHz processor operation per core with independent clock-skipping feature on COP
- Efficient cross-bar implementation providing zero wait state access to internal RAM
- Integrated 96KB of SRAM
- 8KB of unified cache per processor
- Six DMA channels

Two 80 MHz CPUs. Was used in several nano generations, with one CPU doing audio decoding, the other doing photos, etc.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB


Design Technique #2 (of 5)

Powering down idle circuits



CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

Add "sleep" transistors to logic ...



Example: Floating point unit logic.

When running fixed-point instructions, put logic "to sleep".

+++ When "asleep", leakage power is dramatically reduced.


--- Presence of sleep transistors slows down the clock rate when the logic block is in use.



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Intel example: Sleeping cache blocks



A tiny current supplied in "sleep" maintains SRAM state.

From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005.

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Design Technique #3 (of 5)

Slow down "slack paths"




CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

Fact: Most logic on a chip is "too fast"



Most wires have hundreds of picoseconds to spare.






Cal

CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

Use several supply voltages on a chip



Why use multi-Vdd? We can reduce dynamic power by using low-power Vdd for logic off the critical path.

What if we can't do a multi-Vdd design? In a multi-Vt process, we can reduce leakage power on the slow logic by using high-Vth transistors.

From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005. CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

LOW POWER ARM 1136JF-STM DESIGN


George Kuo, Anand Iyer Cadence Design Systems, Inc. San Jose, CA 95134, USA

Logical partition into 0.8V and 1.0V nets done manually to meet 350 MHz spec (90nm).

Level-shifter insertion and placement done automatically.

Dynamic power in 0.8V section cut 50% below baseline.

Leakage power in 1.0V section cut 70% below baseline.



From a chapter from new book on ASIC design by Chinnery and Keutzer (UCB).

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB


Design Technique #4 (of 5)

Gating clocks to save power



CS 150 L24: Power and Energy UC Regents Spring 2013 © UCB

On a CPU, where does the power go?



Half of the power goes to latches (Flip-Flops).

Most of the time, the latches don't change state.

So (gasp) gated clocks are a big win. But, done with CAD tools in a disciplined way.




From: Bose, Martonosi, Brooks: Sigmetrics-2001 Tutorial

CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Synopsis Power Compiler can do this ...



"Up to 70%
power savings
at the block
level, for
applicable
circuits"
Synopsis Data
Sheet



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Design Technique #5 (of 5)

Thermal Management



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

Keep chip cool to minimize leakage power




Figure 3: I_{CCINTQ} vs. Junction Temperature with Increase Relative to 25°C

Optimizing Designs for Power Consumption through Changes to the FPGA Environment


CS 150 L24: Power and Energy

XILINX®

WP285 (v1.0) February 14, 2008


UC Regents Spring 2013 © UCB

IBM Power 4: How does die heat up?



4 dies on a multi-chip module

2 CPUs per die






CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB

115 Watts: Concentrated in "hot spots"






CS 150 L24: Power and Energy

66.8 *C* == 152 F

82 *C* == 179.6

UC Regents Spring 2013 © UCB

Idea: Monitor temperature, servo clock speed



CS 150 L24: Power and Energy

TDP = Thermal Design Point

UC Regents Spring 2013 © UCB

Five low-power design techniques



Parallelism and pipelining



Power-down idle transistors



Slow down non-critical paths



* Clock gating



* Thermal management



UC Regents Spring 2013 © UCB

Return engagement for ... graphics chips



Tue 4/30 Lec #27: GPUs



CS 150 L24: Power and Energy

UC Regents Spring 2013 © UCB