

## EECS150 - Digital Design Lecture 7 - Boolean Algebra II

February 12, 2002  
John Wawrzynek

Spring 2002

EECS150 - Lec7-Bool2

Page 1

### Outline

- Canonical Forms
  - They give us a method to go from TT to Boolean Equations
- Two-level Logic Simplification
  - K-map method
- Multi-level Logic
- NAND/NOR networks
- EXOR revisited

Spring 2002

EECS150 - Lec7-Bool2

Page 2

### Canonical Forms

- Standard form for a Boolean expression - unique algebraic expression from a TT.
- Two Types:
  - \* Sum of Products (SOP)
  - \* Product of Sums (POS)
- **Sum of Products** (disjunctive normal form, minterm expansion).

Example:

minterms	a	b	c	f	f
a'b'c'	0	0	0	0	1
a'b'c	0	0	1	0	1
a'bc'	0	1	0	0	1
a'bc	0	1	1	0	1
ab'c'	1	0	0	1	0
ab'c	1	0	1	1	0
abc'	1	1	0	1	0
abc	1	1	1	1	0

One product (and) term for each 1 in f:  
 $f = a'bc + ab'c' + ab'c + abc' + abc$   
 $f' = a'b'c' + a'b'c + a'bc'$

Spring 2002

EECS150 - Lec7-Bool2

Page 3

### Sum of Products (cont.)

Canonical Forms are usually not minimal:

Our Example:

$$\begin{aligned}
 f &= a'bc + ab'c' + ab'c + abc' + abc \\
 &= a'bc + ab' + ab \\
 &= a'bc + a && (x'y + x = y + x) \\
 &= a + bc
 \end{aligned}$$

$$\begin{aligned}
 f' &= a'b'c' + a'b'c + a'bc' \\
 &= a'b' + a'bc' \\
 &= a' (b' + bc') \\
 &= a' (b' + c') \\
 &= a'b' + a'c'
 \end{aligned}$$

Spring 2002

EECS150 - Lec7-Bool2

Page 4

### Canonical Forms

- **Product of Sums** (conjunctive normal form, maxterm expansion).

Example:

maxterms	a	b	c	f	f'
a+b+c	0	0	0	0	1
a+b+c'	0	0	1	0	1
a+b'+c	0	1	0	0	1
a+b'+c'	0	1	1	0	1
a'+b+c	1	0	0	1	0
a'+b+c'	1	0	1	1	0
a'+b'+c	1	1	0	1	0
a'+b'+c'	1	1	1	1	0

One sum (or) term for each 0 in f:

$$\begin{aligned}
 f &= (a+b+c)(a+b+c')(a+b'+c) \\
 f' &= (a+b'+c)(a'+b+c)(a'+b'+c)(a'+b'+c')
 \end{aligned}$$

Mapping from SOP to POS (or POS to SOP): *Derive TT then proceed.*

Spring 2002

EECS150 - Lec7-Bool2

Page 5

### Two-level Logic Simplification

Key tool: The Uniting Theorem

$$x(y' + y) = x(1) = x$$

a	b	f	$f = ab' + ab = a(b'+b) = a$
0	0	0	b values change within
0	1	0	the on-set rows
1	0	1	a values don't change
1	1	1	<b>b is eliminated, a remains</b>
a	b	g	$g = a'b' + ab' = (a'+a)b' = b'$
0	0	1	b values stay the same
0	1	0	a values changes
1	0	1	
1	1	0	<b>b' remains, a eliminated</b>


Spring 2002

EECS150 - Lec7-Bool2


Page 6

### Boolean Cubes

Visual technique for identifying when the Uniting Theorem can be applied



- Sub-cubes of on nodes can be used for simplification.
  - On-set - filled in nodes, off-set - empty nodes



Spring 2002


EECS150 - Lec7-Bool2

Page 7


### 3-variable cube example

FA carry out:

a	b	c	cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



What about larger sub-cubes?




Spring 2002

EECS150 - Lec7-Bool2

Page 8

### Karnaugh Map Method

- K-map is an alternative method of representing the TT and to help visual the adjacencies.



5 & 6 variable k-maps possible


Spring 2002

EECS150 - Lec7-Bool2

Page 9

### Karnaugh Map Method

- Examples




- Circle the largest groups possible.
- Group dimensions must be a power of 2.

Spring 2002

EECS150 - Lec7-Bool2

Page 10

### K-maps (cont.)




Spring 2002

EECS150 - Lec7-Bool2

Page 11

### BCD incremter example



w =  
x =  
y =  
z =

Spring 2002

EECS150 - Lec7-Bool2

Page 12

### Higher Dimensional K-maps

Spring 2002      EECS150 - Lec7-Bool2      Page 13

### Multi-level Combinational Logic

- Example: reduced sum-of-products form  
 $x = adf + aef + bdf + bef + cdf + cef + g$
- implementation in 2-levels with gates:  
**cost:** 7-input OR, 6 3-input AND  
 50 transistors + 25 wires  
 (19 literal plus 6 internal)  
**delay:** 3-input AND gate delay + 7-input OR gate delay
- Factored form:  
 $x = (a + b + c)(d + e)f + g$   
**cost:** 1 3-input OR, 2 2-input OR, 1 3-input AND  
 20 transistors  
**delay:** 3-input OR + 3-input AND + 2-input OR  
**Which is faster?**  
*In general: Using multiple levels (more than 2) will reduce the cost. Sometimes also delay. Sometime a tradeoff between cost and delay.*

Spring 2002      EECS150 - Lec7-Bool2      Page 14

### Multi-level Combinational Logic

Example:  $F = abc + abd + a'c'd' + b'c'd'$   
 let  $x = ab$   $y = c+d$   
 $f = xy + x'y'$

No convenient hand methods for multi-level logic simplification:  
 1 CAD Tools, example misll (UCB)  
 2 exploit some special structure, example adder

Are these optimizations still relevant for LUT implementations?

Spring 2002      EECS150 - Lec7-Bool2      Page 15

### NAND-NAND & NOR-NOR Networks

DeMorgan's Law:  
 $(a + b)' = a' b'$      $(a b)' = a' + b'$   
 $b + b' = (a' b')'$      $(a b) = (a' + b')'$

push bubbles or introduce in pairs or remove pairs.

Spring 2002      EECS150 - Lec7-Bool2      Page 16

### NAND-NAND & NOR-NOR Networks

- Mapping from AND/OR to NAND/NAND

Spring 2002      EECS150 - Lec7-Bool2      Page 17


### NAND-NAND & NOR-NOR Networks

- Mapping AND/OR to NOR/NOR
- Mapping OR/AND to NOR/NOR
- OR/AND to NAND/NAND


Spring 2002      EECS150 - Lec7-Bool2      Page 18

### Multi-level Networks

$$F = a(b + cd) + bc'$$



Convert to NANDs (note fanout)



Spring 2002




EECS150 - Lec7-Bool2

Page 19


### EXOR Function

Parity, addition mod 2  
 $x \text{ xor } y = x'y + xy'$

x	y	xor	xnor
0	0	1	0
0	1	0	1
1	0	1	0
1	1	0	1



Another approach:



Spring 2002

EECS150 - Lec7-Bool2

Page 20