• Xilinx Synopsys Interface
• LogiBLOX documentation
• Sample Testbench
• FDCE handout
• lab4.ucf Constraints file
• top_synth.v Synthesis top-level file