

EECS 150 - Components and Design Techniques for Digital Systems

Lec 14 – Storage: DRAM, SDRAM

David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

> http://www.eecs.berkeley.edu/~culler http://inst.eecs.berkeley.edu/~cs150

10/11/2007

EECS150 Fa07 - DRAM

Question

• What is the difference between a *clock signal* and a *strobe*?

Recall: Basic Memory Subsystem Block Diagram



 \bigcirc

Problems with SRAM

- Six transistors use up lots of area
- Consider a "Zero" is stored in the cell:
 - Transistor N1 will try to pull "bit" to 0
 - Transistor P2 will try to pull "bit bar" to 1
- If Bit lines are precharged high: are P1 and P2 really necessary?
 - Read starts by precharging bit and ~bit
 - Selected cell pulls one of them low
 - Sense the difference

10/11/2007

bit = 1

bit = 0



3

1

Select = 1 P1 P2 On Off On Off On Off

1-Transistor Memory Cell (DRAM)



Write: • - 1. Drive bit line row select - 2. Select row Read: • - 1. Precharge bit line to Vdd/2 - 2. Select row - 3. Cell and bit line share charges » Minute voltage changes on the bit line bit 4. Sense (fancy sense amp) » Can detect changes of ~1 million Read is really a electrons read followed by - 5. Write: restore the value a restoring write Refresh - 1. Just do a dummy read to every cell. (row) 10/11/2007 EECS150 Fa07 - DRAM 5

Classical DRAM Organization (Square)





DRAM Logical Organization (4 Mbit)



Examples



IBM 4 Mb DRAM (Dynamic Random Access Memory) chip introduced in 1989. Shown against acorn and fall foliage leaves in Burlington, Vermont where it was manufactured. IBM 16 Mb EC/Memeory Chip









Early Read Sequencing

- Assert Row Address
- Assert RAS_L
 - Commence read cycle
 - Meet Row Addr setup time before RAS/hold time after RAS
- Assert OE_L
- Assert Col Address
- Assert CAS_L
 - Meet Col Addr setup time before CAS/hold time after CAS
- Valid Data Out after access time
- Disassert OE_L, CAS_L, RAS_L to end cycle

Sketch of Early Read FSM





Late Read Sequencing

- Assert Row Address
- Assert RAS L
 - Commence read cycle
 - Meet Row Addr setup time before RAS/hold time after RAS
- Assert Col Address
- Assert CAS L
 - Meet Col Addr setup time before CAS/hold time after CAS
- Assert OE_L
- Valid Data Out after access time
- Disassert OE_L, CAS_L, RAS_L to end cycle

EECS150 Fa07 - DRAM

Sketch of Late Read FSM





Admin / Announcements

- Usual homework story
- Read: 10.4.2-3 and SDRAM data sheet
- We have time to understand memory protocols before using them.
- Proposal for a "low impact Mid III"
 - 1 problem a day in class over 4-5 classes.

14



Key DRAM Timing Parameters

- t_{RAC}: minimum time from RAS line falling to the valid data output.
 - Quoted as the speed of a DRAM
 - A fast 4Mb DRAM t_{RAC} = 60 ns
- t_{RC}: minimum time from the start of one row access to the start of the next.
 - $t_{RC}\,$ = 110 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns
- t_{CAC}: minimum time from CAS line falling to valid data output.
 - 15 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns
- t_{PC}: minimum time from the start of one column access to the start of the next.
 - 35 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns

```
10/11/2007
```

EECS150 Fa07 - DRAM

Memory in Desktop Computer Systems:

1000

100

10

Performance

- SRAM (lower density, higher speed) used in CPU register file, on- and off-chip caches.
- DRAM (higher density, lower speed) used in main memory

Closing the GAP:

- 1. Caches are growing in size.
- 2. Innovation targeted towards higher bandwidth for memory systems:
 - SDRAM synchronous DRAM
 - RDRAM Rambus DRAM
 - EDORAM extended data out SRAM
 - Three-dimensional RAM
 - hyper-page mode DRAM video RAM
 - multibank DRAM

10/11/2007

Performance Gap: (grows 50%/ year) DRAM 7%/yr. 7%/yr.

0%/vi

Processor-Memory

19

Processor-DRAM Gap (latency)

"Moore's Law

DRAM with Column buffer





18



Optimized Access to Cols in Row



21

- Often want to access a sequence of bits
- Page mode
 - After RAS / CAS, can access additional bits in the row by changing column address and strobing CAS
- Static Column mode
 - Change column address (without repeated CAS) to get different bit

EECS150 Fa07 - DRAM

- Nibble mode
 - Pulsing CAS gives next bit mod 4
- Video ram

10/11/2007

Serial access





More recent DRAM enhancements

- EDO extended data out (similar to fast-page mode)
 - RAS cycle fetched rows of data from cell array blocks (long access time. around 100ns)
 - Subsequent CAS cycles quickly access data from row buffers if within an address page (page is around 256 Bytes)
- SDRAM synchronous DRAM
 - clocked interface
 - uses dual banks internally. Start access in one bank then next, then receive data from first then second.
- DDR Double data rate SDRAM
 - Uses both rising (positive edge) and falling (negative) edge of clock for data transfer. (typical 100MHz clock with 200 MHz transfer).
- RDRAM Rambus DRAM
 - Entire data blocks are access and transferred out on a high-speed bus-like

```
10/11/2007
```

EECS150 Fa07 - DRAM

22

SDRAM Details

- Multiple "banks" of cell arrays are used to reduce access time:
 - Each bank is 4K rows by 512 "columns" by 16 bits (for our part)
- Read and Write operations as split into RAS (row access) followed by CAS (column access)
- These operations are controlled by sending commands
 - Commands are sent using the RAS, CAS, CS, & WE pins.
- ٠ Address pins are "time multiplexed"
 - During RAS operation, address lines select the bank and row
 - During CAS operation, address lines select the column.



- row for operation transfers the contents of the entire to a row buffer
- Subsequent "READ" or "WRITE" • commands modify the contents of the row buffer.
- For burst reads and writes during "READ" or "WRITE" the starting address of the block is supplied.
 - Burst length is programmable as 1, 2, 4, 8 or a "full page" (entire row) with a burst terminate option.
- Special commands are used for initialization (burst options etc.)
- A burst operation takes $\approx 4 + n$. cycles (for n words)

Ø



READ burst (with auto precharge)



WRITE burst (with auto precharge)





Volatile Memory Comparison

The primary difference between different memory types is the bit cell.

SRAM Cell

DRAM Cell



- word line
- Larger cell ⇒ lower density, higher cost/bit
- No dissipation
- Read non-destructive
- No refresh required
- Simple read ⇒ faster access
- Standard IC process ⇒ natural for integration with logic 10/11/2007

- bit line
- Smaller cell ⇒ higher density, lower cost/bit
- Needs periodic refresh, and refresh after read
- Complex read ⇒ longer access time
- Special IC process ⇒ difficult to integrate with logic circuits
- EECS150 Fa07 Demsity impacts addressing 27

SDRAM Recap

• General Characteristics

- Optimized for high density and therefore low cost/bit
- Special fabrication process DRAM rarely merged with logic circuits.
- Needs periodic refresh (in most applications)
- Relatively slow because:
 - » High capacity leads to large cell arrays with high word- and bitline capacitance
 - » Complex read/write cycle. Read needs "precharge" and write-back



bit line

- Multiple clock cycles per read or write access
- Multiple reads and writes are often grouped together to amortize overhead. Referred to as "bursting".