

# EECS 150 - Components and Design Techniques for Digital Systems

## Lec 9 – Putting it all together...

9-25-07

David Culler

Electrical Engineering and Computer Sciences

University of California, Berkeley

<http://www.eecs.berkeley.edu/~culler>

<http://inst.eecs.berkeley.edu/~cs150>

9/25/07

EECS150 fa07

1

## Outline


- Top-to-bottom
  - What have we covered so far?
- Combo Lock example
  - FSM to logic
  - Mapping to FPGAs
- Announcements
- Counters revisited
- Another example – Ant Brain

9/25/07

EECS150 fa07

2

## Digital design - as we've seen it



9/25/07

EECS150 fa07

## Where are we now?

- (Synchronous) Sequential systems
- Given datapath and control specifications
  - Generate comb. logic for datapath
    - » Minimize logic for efficient implementation
  - Generate FSM for controller
    - » Choose implementation, encoding
    - » Generate logic for nextstate and output
  - Describe datapath and controller in Verilog
    - » structure, dataflow and behavior
    - » Map onto gates or LUTs
- Seems like a good point to “test” your understanding!

9/25/07

EECS150 fa07

4

## Representation of digital designs

- Physical devices (transistors, relays)
- Switches**
- Truth tables**
- Boolean algebra**
- Gates**
- Waveforms**
- Finite state behavior**
- Register-transfer behavior
- Concurrent abstract specifications

scope of CS 150  
more depth than 61C  
focus on building systems

9/25/07

EECS150 fa07

5

## Logic Functions and Boolean Algebra

- Any logic function that can be expressed as a truth table can be written as an expression in Boolean algebra using the operators: ', +, and •

X	Y	$X \cdot Y$	X	Y	$X'$	$X' \cdot Y$
0	0	0	0	0	1	0
0	1	0	0	1	1	1
1	0	0	1	0	0	0
1	1	1	1	1	0	0

X	Y	$X'$	$Y'$	$X \cdot Y$	$X' \cdot Y'$	$(X \cdot Y) + (X' \cdot Y')$
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	1

$$(X \cdot Y) + (X' \cdot Y') = X = Y$$

Boolean expression that is true when the variables X and Y have the same value and false, otherwise

X, Y are Boolean algebra variables


9/25/07

EECS150 fa07

6

## Waveform View of Logic Functions

- Just a sideways truth table
  - But note how edges don't line up exactly
  - It takes time for a gate to switch its output!



change in Y takes time to "propagate" through gates

9/25/07

EECS150 fa07

7

## An algebraic structure

- An algebraic structure consists of
  - a set of elements B
  - binary operations { +, • }
  - and a unary operation { ' }
  - such that the following axioms hold:

- set B contains at least two elements, a, b, such that  $a \neq b$
- closure:  $a + b$  is in B  $a \cdot b$  is in B
- commutativity:  $a + b = b + a$   $a \cdot b = b \cdot a$
- associativity:  $a + (b + c) = (a + b) + c$   $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
- identity:  $a + 0 = a$   $a \cdot 1 = a$
- distributivity:  $a + (b \cdot c) = (a + b) \cdot (a + c)$   $a \cdot (b + c) = (a \cdot b) + (a \cdot c)$
- complementarity:  $a + a' = 1$   $a \cdot a' = 0$

9/25/07


EECS150 fa07

8


## Timing Methodologies (cont'd)

### Definition of terms

- clock: periodic event, causes state of storage element to change; can be rising or falling edge, or high or low level
- setup time: minimum time before the clocking event by which the input **must be stable** ( $T_{su}$ )
- hold time: minimum time after the clocking event until which the input **must remain stable** ( $T_h$ )



there is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized



9/25/07

EECS150 fa07

9

## Axioms & theorems of Boolean algebra

### Identity

$$1. X + 0 = X$$

$$1D. X \cdot 1 = X$$

### Null

$$2. X + 1 = 1$$

$$2D. X \cdot 0 = 0$$

### Idempotency:

$$3. X + X = X$$

$$3D. X \cdot X = X$$

### Involution:

$$4. (X')' = X$$

### Complementarity:

$$5. X + X' = 1$$

$$5D. X \cdot X' = 0$$

### Commutativity:

$$6. X + Y = Y + X$$

$$6D. X \cdot Y = Y \cdot X$$

### Associativity:

$$7. (X + Y) + Z = X + (Y + Z)$$

$$7D. (X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$$

9/25/07

EECS150 fa07

10

## Axioms and theorems of Boolean algebra (cont'd)

### Distributivity:

$$8. X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z) \quad 8D. X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$$

### Uniting:

$$9. X \cdot Y + X \cdot Y' = X$$

$$9D. (X + Y) \cdot (X + Y') = X$$

### Absorption:

$$10. X + X \cdot Y = X$$

$$10D. X \cdot (X + Y) = X$$

$$11. (X + Y') \cdot Y = X \cdot Y$$

$$11D. (X \cdot Y') + Y = X + Y$$

### Factoring:

$$12. (X + Y) \cdot (X' + Z) = X \cdot Z + X' \cdot Y$$

$$12D. X \cdot Y + X' \cdot Z = (X + Z) \cdot (X' + Y)$$

### Consensus:

$$13. (X \cdot Y) + (Y \cdot Z) + (X' \cdot Z) = X \cdot Y + X' \cdot Z$$

$$13D. (X + Y) \cdot (Y + Z) \cdot (X' + Z) = (X + Y) \cdot (X' + Z)$$

9/25/07

EECS150 fa07

11

## Axioms and theorems of Boolean algebra (cont')

### de Morgan's:

$$14. (X + Y + \dots)' = X' \cdot Y' \cdot \dots$$

$$14D. (X \cdot Y \cdot \dots)' = X' + Y' + \dots$$

### generalized de Morgan's:

$$15. f'(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) = f(X_1', X_2', \dots, X_n', 1, 0, \cdot, +)$$


### establishes relationship between $\cdot$ and $+$

9/25/07

EECS150 fa07

12

## Recall: What makes Digital Systems tick?



9/25/07

EECS150 fa07

13

## Sequential Logic Implementation

- **Models for representing sequential circuits**
  - Finite-state machines (Moore and Mealy)
  - Representation of memory (states)
  - Changes in state (transitions)
- **Design procedure**
  - State diagrams
  - Implementation choice: counters, shift registers, FSM
  - State transition table
  - State encoding
  - Combinational logic
    - » Next state functions
    - » Output functions


9/25/07

EECS150 fa07

14

## Abstraction of State Elements

- **Divide circuit into combinational logic and state**
- **Localize feedback loops and make it easy to break cycles**
- **Implementation of storage elements leads to various forms of sequential logic**




9/25/07

EECS150 fa07

15

## Forms of Sequential Logic

- **Asynchronous sequential logic – state changes occur whenever state inputs change (elements may be simple wires or delay elements)**
- **Synchronous sequential logic – state changes occur in lock step across all storage elements (using a periodic waveform - the clock)**




9/25/07

EECS150 fa07

16

## FSM Representations

- **States:** determined by possible values in sequential storage elements
- **Transitions:** change of state
- **Clock:** controls when state can change by controlling storage elements



### Sequential Logic

- Sequences through a series of states
- Based on sequence of values on input signals
- Clock period defines elements of sequence


9/25/07

EECS150 fa07

17

## Example: FSM Design – Combo lock

### Combination lock




9/25/07

EECS150 fa07

18

## Combo lock - controller implementation

### Implementation of the controller



9/25/07

EECS150 fa07

19

## Combo Lock - State Encoding

reset	new	equal	state	nstate	mux	open/closed
1	-	-	-	S1	C1	closed
0	0	-	S1	S1	C1	closed
0	1	0	S1	ERR	-	closed
0	1	1	S1	S2	C2	closed
0	0	-	S2	S2	C2	closed
0	1	0	S2	ERR	-	closed
0	1	1	S2	S3	C3	closed
0	0	-	S3	S3	C3	closed
0	1	0	S3	ERR	-	closed
0	1	1	S3	OPEN	-	closed
0	-	-	OPEN	OPEN	-	open
0	-	-	ERR	ERR	-	closed


Symbolic states and outputs

### One possible encoding

Mux control:  
C1 = 01, C2 = 10, C3 = 11 (pre-established)

State encoding:  
S1 = 001, S2 = 010, S3 = 011,  
OPEN = 111, Error = 000

Output encoding:  
Closed = 0, Open = 1



9/25/07

EECS150 fa07

20

## FSM implementation

- Steps for the hardware designer:
  - Word specification
  - FSM design
  - Encoding
  - Verification!
- At this point, hand over to synthesis tools:
  - Describe FSM behavior in Verilog
  - Synthesize controller
- Good encoding
  - Better performance
  - Fewer state bits
  - Possibility of state minimization
  - Tools also try to figure this out

For this example, go through the logic synthesis steps (ideally, tools take care of all this).

9/25/07 EECS150 fa07

21

## Example: Combo Lock


reset	new	equal	state	nstate	mux	open	
(r)	(n)	(e)	(s <sub>2</sub> s <sub>1</sub> s <sub>0</sub> )	(n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> )	(m <sub>1</sub> m <sub>0</sub> )	(o)	Next state and output logic
1	-	-	---	001	--	0	<u>nextstate (n2 n1 n0):</u> n2 = ~r (n e s1 s0 + s2) n1 = ~r (n e s0 + e s1 + ~n s1 + s2) n0 = r + s2 + n e s1 + ~n s0
0	0	-	001	001	01	0	
0	1	0	001	000	01	0	
0	1	1	001	010	01	0	
0	0	-	010	010	10	0	<u>mux outputs (m1, m0):</u> m1 = s1 m0 = s0
0	1	0	010	000	10	0	
0	1	1	010	011	10	0	<u>open (o):</u> o = s2
0	0	-	011	011	11	0	
0	1	0	011	000	11	0	
0	1	1	011	111	11	0	Take advantage of DCs!
0	-	-	111	111	--	1	
0	-	-	000	000	--	0	
0	-	-	100	---	--	-	How do we get these:
0	-	-	101	---	--	-	• K-maps?
0	-	-	110	---	--	-	• Tools
							➢ Espresso
							➢ Synplicity

9/25/07

EECS150 fa07

22

## Logic Implementation (on PLA)



### Next state and output logic

nextstate (n2 n1 n0):  
 $n2 = \sim r (n e s1 s0 + s2)$   
 $n1 = \sim r (n e s0 + e s1 + \sim n s1 + s2)$   
 $n0 = r + s2 + n e s1 + \sim n s0$

### mux outputs (m1, m0):

$m1 = s1$   
 $m0 = s0$

### open (o):

$o = s2$

9/25/07

EECS150 fa07

23

## Alternate logic implementations

- PALs
- Multi-level circuits
  - Library of gates for implementation technology
- LUTs on FPGA
- ...


9/25/07

EECS150 fa07

24

## Alternate Logic Representations

- \* Theorem: Any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using AND, OR, NOT.



How do we convert from one to the other?


9/25/07

EECS150 fa07

25

## Choosing different realizations of a function

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



9/25/07

EECS150 fa07

26

## Which realization is best?

- **Reduce number of inputs**
  - literal: input variable (complemented or not)
    - » approximate cost of logic gate is 2 transistors per literal
  - Fewer literals means less transistors - smaller circuits
  - Fewer inputs implies faster gates
  - Fan-ins (# of gate inputs) are limited in some technologies
- **Reduce number of gates**
  - Fewer gates (and the packages they come in) means smaller circuits
- **Reduce number of levels of gates**
  - Fewer level of gates implies reduced signal propagation delays
- **How do we explore tradeoffs between increased circuit delay and size?**
  - Automated tools to generate different solutions
  - Logic minimization: reduce number of gates and complexity
  - Logic optimization: reduction while trading off against delay


9/25/07

EECS150 fa07

27

## Alternate Implementation: Controller based on Shift Register

- **Previous implementation**
  - Comb. logic as gates (PLA)
  - State bits in latches
- **Alternative**
  - Shift reg to manipulate state
  - Simplify comb. logic



9/25/07

EECS150 fa07

28

## Controller using Shift Register


reset	new	equal	state	nstate	mux	open
(r)	(n)	(e)	(s <sub>3</sub> s <sub>2</sub> s <sub>1</sub> s <sub>0</sub> )	(n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> )	(m <sub>1</sub> m <sub>0</sub> )	(o)
1	-	-	----	1000	--	0
0	0	-	1000	1000	01	0
0	1	0	1000	0000	01	0
0	1	1	1000	0100	01	0
0	0	-	0100	0100	10	0
0	1	0	0100	0000	10	0
0	1	1	0100	0010	10	0
0	0	-	0010	0010	11	0
0	1	0	0010	0000	11	0
0	1	1	0010	0001	11	0
0	-	-	0001	0001	--	1
0	-	-	0000	0000	--	0
0	-	-	11--	----	--	-
0	-	-	1-1-	----	--	-
0	-	-	1--1	----	--	-
0	-	-	-11-	----	--	-
0	-	-	-1-1	----	--	-
0	-	-	--11	----	--	-
0	-	-	----11	----	--	-

**One-hot encoding scheme:** state transition is a shift right


Mux control:  
C1 = 01, C2 = 10, C3 = 11 (pre-established)

State encoding:  
S1 = 1000, S2 = 0100,  
S3 = 0010, OPEN = 0001, Error = 0000

Output encoding:  
Closed = 0, Open = 1





## Combo lock controller on shift reg



4-bit shift register:  
[D3, D2, D1, D0] ← [0, 0, 0, 0]

Shift Reg	Controller
clk ←	clock
shft ←	(~out · new)
CLR ←	(~equal · new · ~out)
load ←	reset
in ←	0
out →	open

Mux control (read register contents):  
m1 = ~s3  
m0 = ~s2





## How does the combo lock look on an FPGA?

- Latches
  - implement shift register (chain of 4 latches)
- LUTs
  - Combinational logic for out and mux control
- Routing fabric
  - Connect logical nets between CLBs

## Inside the FPGA

- Network of Combinational logic blocks, memory and I/O
  - rich interconnect network
  - special units – multipliers, carry-logic
- CLBs
  - 3 or 4-input look up table (LUT)
  - implements combinational logic functions
  - Register optionally stores output of LUT
- Logic on FPGA
  - Configure LUTs (table of entries)
  - Configure latches in CLB
  - Program interconnect





## LUT as general logic gate

Example: 4-lut

- An n-lut as a direct implementation of a function truth-table.
- Each latch location holds the value of the function corresponding to one input combination.

Example: 2-lut

INPUTS	AND	OR	
00	0	0	
01	0	1	• • •
10	0	1	
11	1	1	

Implements any function of 2 inputs.

How many of these are there?

How many functions of n inputs?

INPUTS		
0000	F(0,0,0,0)	← store in 1st latch
0001	F(0,0,0,1)	← store in 2nd latch
0010	F(0,0,1,0)	←
0011	F(0,0,1,1)	←
0011		
0100	•	
0101	•	
0110		
0111		
1000		
1001		
1010		
1011		
1100		
1101		
1110		
1111		


9/25/07

EECS150 fa07

33

## User Programmability

- Latch-based (Xilinx, Altera, ...)



- + reconfigurable
- volatile
- relatively large.

- Latches are used to:


- make or break cross-point connections in the interconnect
  - define the function of the logic blocks
    - within the logic blocks
    - in the input/output blocks
    - global reset/clock
  - set user options:
    - within the logic blocks
    - in the input/output blocks
    - global reset/clock
- “Configuration bit stream” can be loaded under user control:
    - All latches are strung together in a shift chain:

9/25/07

EECS150 fa07

34

## 4-LUT Implementation



- n-bit LUT is implemented as a  $2^n \times 1$  memory:
  - inputs choose one of  $2^n$  memory locations.
  - memory locations (latches) are normally loaded with values from user's configuration bit stream.
  - Inputs to mux control are the CLB inputs.
- Result is a general purpose “logic gate”.
  - n-LUT can implement any function of n inputs!



Latches programmed as part of configuration bit-stream

9/25/07

EECS150 fa07

35

## Configuring CLBs




9/25/07

EECS150 fa07

36

## Configuring Routes



9/25/07

EECS150 fa07

37

## Sequential Systems – more examples

- Beat the combo lock example to death
  - Direct FSM implementation
  - Shift register
    - » Multiple logic representations
    - » gates to LUTs
- Up next
  - A few quick counter examples
  - Another design problem – Ant Brain

9/25/07

EECS150 fa07

38

## Announcements/Reminders

- First mid term – Thursday 9/27
  - No notes (... to discuss)
  - Review materials are in the HW4
  - Review session tonight 8-10      642-WALK (9255)
  - Trying to make the exams routine
- Feel free to approach us with questions...
- No discussion Thurs, yes friday
- Lab 5 – Where's the music?
  - Normal lab lecture on Friday

9/25/07



EECS150 fa07

39

## Can Any Sequential System be Represented with a State Diagram?

### • Shift Register

- Input value shown on transition arcs
- Output values shown within state node



9/25/07

EECS150 fa07


40

## Counter Example


### • Shift Register

- Input determines next state

In	C1	C2	C3	N1	N2	N3
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	1
1	0	1	1	1	0	1
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	0	1	1	1
1	1	1	1	1	1	1



N1 := In  
N2 := C1  
N3 := C2



9/25/07

EECS150 fa07

41


## Counters are Simple Finite State Machines

### • Counters

- Proceed thru well-defined state sequence in response to enable

### • Many types of counters: binary, BCD, Gray-code

- 3-bit up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
- 3-bit down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...



```

module binary_upcntr (q, clk)
  inputs  clk;
  outputs [2:0] q;
  reg     [2:0] q, p;

  always @(q) // Next state
  case (q)
    3'b000: p = 3'b001;
    3'b001: p = 3'b010;
    ...
    3'b111: p = 3'b000;
  endcase

  always @(posedge clk) // Update state
  q <= p;
endmodule

```

9/25/07

EECS150 fa07

42

## More Complex Counter Example


### • Complex Counter

- Repeats five states in sequence
- Not a binary number representation

### • Step 1: Derive the state transition diagram

- Count sequence: 000, 010, 011, 101, 110

### • Step 2: Derive the state transition table from the state transition diagram



Present State			Next State		
C	B	A	C+	B+	A+
0	0	0	0	1	0
0	0	1	-	-	-
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	-	-	-
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	-	-	-

9/25/07

EECS150 fa07

43

## More Complex Counter Example (cont'd)

### • Step 3: K-maps for Next State Functions

C+		C	
	0	0	X
A	X	1	1
	B		

B+		C	
	1	1	X
A	X	0	1
	B		

A+		C	
	0	1	X
A	X	1	0
	B		

$$C+ := A$$

$$B+ := B' + A'C'$$

$$A+ := BC'$$

9/25/07

EECS150 fa07

44

## Self-Starting Counters (cont'd)

- Re-deriving state transition table from don't care assignment

C+		C	
0	0	0	0
1	1	1	1

B


B+		C	
1	1	0	1
1	0	0	1

B

A+		C	
0	1	0	0
0	1	0	0

B

Present State			Next State		
C	B	A	C+	B+	A+
0	0	0	0	1	0
0	0	1	1	1	0
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	1	0	0




9/25/07

EECS150 fa07

45

## Self-Starting Counters

- Start-up States**
  - At power-up, counter may be in an unused or invalid state
  - Designer must guarantee it (eventually) enters a valid state
- Self-starting Solution**
  - Design counter so that invalid states eventually transition to a valid state
  - May limit exploitation of don't cares




9/25/07

EECS150 fa07

46

## Final Example: Ant Brain (Ward, MIT)

- Sensors:** L and R antennae, 1 if in touching wall
- Actuators:** F - forward step, TL/TR - turn left/right slightly
- Goal:** find way out of maze
- Strategy:** keep the wall on the right




9/25/07

EECS150 fa07

47

## Ant Behavior




9/25/07

EECS150 fa07

48

## Designing an Ant Brain

### State Diagram



9/25/07

EECS150 fa07

49

## Synthesizing the Ant Brain Circuit

- **Encode States Using a Set of State Variables**
  - Arbitrary choice - may affect cost, speed
- **Use Transition Truth Table**
  - Define next state function for each state variable
  - Define output function for each output
- **Implement next state and output functions using combinational logic**
  - 2-level logic (ROM/PLA/PAL)
  - Multi-level logic
  - Next state and output functions can be optimized together


9/25/07

EECS150 fa07

50

## Transition Truth Table

- Using symbolic states and outputs



state	L	R	next state	outputs
LOST	0	0	LOST	F
LOST	-	1	E/G	F
LOST	1	-	E/G	F
A	0	0	B	TL, F
A	0	1	A	TL, F
A	1	-	E/G	TL, F
B	-	0	C	TR, F
B	-	1	A	TR, F
...	...	...	...	...

9/25/07

EECS150 fa07

51

## Synthesis

- **5 states : at least 3 state variables required (X, Y, Z)**
  - State assignment (in this case, arbitrarily chosen)

state	L	R	next state	outputs
X,Y,Z			X', Y', Z'	F TR TL
000	00	000	000	1 0 0
000	01	001	001	1 0 0
...	...	...	...	...
010	00	011	101	1 0 1
010	01	010	101	1 0 1
010	10	001	101	1 0 1
010	11	001	101	1 0 1
011	00	100	110	1 1 0
011	01	010	110	1 1 0
...	...	...	...	...

it now remains to synthesize these 6 functions

LOST - 000  
E/G - 001  
A - 010  
B - 011  
C - 100

9/25/07

EECS150 fa07

52

## Synthesis of Next State and Output Functions

state	inputs	next state	outputs
X,Y,Z	L R	X <sup>+</sup> ,Y <sup>+</sup> ,Z <sup>+</sup>	F TR TL
000	0 0	000	1 0 0
000	- 1	001	1 0 0
000	1 -	001	1 0 0
001	0 0	011	0 0 1
001	- 1	010	0 0 1
001	1 -	010	0 0 1
010	0 0	011	1 0 1
010	0 1	010	1 0 1
010	1 -	001	1 0 1
011	- 0	100	1 1 0
011	- 1	010	1 1 0
100	- 0	100	1 1 0
100	- 1	010	1 1 0

e.g.

$$TR = X + YZ$$

$$X^+ = X R' + Y Z R' = R' TR$$


9/25/07

EECS150 fa07

53

## Circuit Implementation

- Outputs are a function of the current state only - Moore machine



9/25/07

EECS150 fa07

54

## Verilog Sketch

```

module ant_brain (F, TR, TL, L, R)
  inputs      L, R;
  outputs     F, TR, TL;
  reg        X, Y, Z;

  assign F = function(X, Y, Z, L, R);
  assign TR = function(X, Y, Z, L, R);
  assign TL = function(X, Y, Z, L, R);

  always @(posedge clk)
    begin
      X <= function (X, Y, Z, L, R);
      Y <= function (X, Y, Z, L, R);
      Z <= function (X, Y, Z, L, R);
    end
endmodule

```


9/25/07

EECS150 fa07

55

## Don't Cares in FSM Synthesis

- What happens to the "unused" states (101, 110, 111)?
- Exploited as don't cares to minimize the logic
  - If states can't happen, then don't care what the functions do
  - if states do happen, we may be in trouble



Ant is in deep trouble if it gets in this state

EECS150 fa07

56

## State Minimization

- Fewer states may mean fewer state variables
- High-level synthesis may generate many redundant states
- Two states are equivalent if they are impossible to distinguish from the outputs of the FSM, i. e., for any input sequence the outputs are the same
- Two conditions for two states to be equivalent:
  - 1) Output must be the same in both states
  - 2) Must transition to equivalent states for all input combinations


9/25/07

EECS150 fa07

57

## Ant Brain Revisited

- Any equivalent states?




9/25/07

EECS150 fa07

58

## New Improved Brain

- Merge equivalent B and C states
- Behavior is exactly the same as the 5-state brain
- We now need only 2 state variables rather than 3





9/25/07

EECS150 fa07

59

## New Brain Implementation

state	inputs		next state				outputs			
X,Y	L	R	X',Y'	F	TR	TL	F	TR	TL	
00	0	0	00	1	0	0				
00	-	1	01	1	0	0				
00	1	-	01	1	0	0				
01	0	0	11	0	0	1				
01	-	1	01	0	0	1				
01	1	-	01	0	0	1				
10	0	0	11	1	0	1				
10	0	1	10	1	0	1				
10	1	-	01	1	0	1				
11	-	0	11	1	1	0				
11	-	1	10	1	1	0				



9/25/07

EECS150 fa07

60

## Sequential Logic Implementation Summary

---

- **Models for representing sequential circuits**
  - Abstraction of sequential elements
  - Finite state machines and their state diagrams
  - Inputs/outputs
  - Mealy, Moore, and synchronous Mealy machines
- **Finite state machine design procedure**
  - Deriving state diagram
  - Deriving state transition table
  - Determining next state and output functions
  - Implementing combinational logic


9/25/07

EECS150 fa07

61

## Design hierarchy

---



9/25/07

EECS150 fa07

62

---

**Good luck on the Midterm...**

9/25/07

EECS150 fa07

63

## Final Word: Blocking Vs Non-Blocking

---

- **Two types of procedural assignments**
  - Blocking
  - Non-Blocking
- **Why do we need them**
  - Express parallelism (not straight line C)
- **Synchronous system**
  - All flip-flops clock data simultaneously
  - How do we express parallelism in this operation?

9/25/07

EECS150 fa07

64



## A Simple Shift Register

```
reg a, b, c;
always @(posedge clock)
begin
    a = 1;
    b = a;
    c = b;
end
```

**Probably not what you want!**

```
reg a, b, c;
always @(posedge clock)
begin
    a <= 1;
    b <= a;
    c <= b;
end
```

**This works**

9/25/07

EECS150 fa07

```
reg a, b, c;
always @(posedge clock)
    a = 1;
always @(posedge clock)
    b = a;
always @(posedge clock)
    c = b;
```


**What order does this run?**

```
reg a, b, c;
always @(posedge clock)
    a <= 1;
always @(posedge clock)
    b <= a;
always @(posedge clock)
    c <= b;
```


**This works too...**

65

## The Circuit



```
reg a, b, c;
always @(posedge clock)
begin
    a = 1;
    b = a;
    c = b;
end
```



```
reg a, b, c;
always @(posedge clock)
begin
    a <= 1;
    b <= a;
    c <= b;
end
```

**Non-Blocking: RHS computed at beginning of execution instance.  
LHS updated after all events in current instance computed.**

9/25/07

EECS150 fa07

66