



EECS 150 - Components and Design Techniques for Digital Systems

Lec 09 – Counters

9-28-04

David Culler

Electrical Engineering and Computer Sciences
University of California, Berkeley

<http://www.eecs.berkeley.edu/~culler>
<http://www-inst.eecs.berkeley.edu/~cs150>

Review: Designing with FSM



- FSMs are critical tool in your design toolbox
 - Adapters, Protocols, Datapath Controllers, ...
- They often interact with other FSMs
- Important to design each well and to make them work together well.
- Keep your verilog FSMs clean
 - Separate combinational part from state update
- Good state machine design is an iterative process
 - State encoding
 - Reduction
 - Assignment

9/18/07

EECS150 Fa07 Lec7 Counters

2

Outline



- Review
- Registers
- Simple, important FSMs
 - Ring counters
 - Binary Counters
- Universal Shift Register
- Using Counters to build controllers
 - Different approach to FSM design

9/18/07


EECS150 Fa07 Lec7 Counters

3

Registers



- Collections of flip-flops with similar controls and logic
 - Stored values somehow related (e.g., form binary value)
 - Share clock, reset, and set lines
 - Similar logic at each stage
- Examples
 - Shift registers
 - Counters



9/18/07


EECS150 Fa07 Lec7 Counters

4



Shift-registers

Parallel load shift register:



- “Parallel-to-serial converter”
- Also, works as “Serial-to-parallel converter”, if Q values are connected out.
- Also get used as controllers (ala “ring counters”)


9/18/07

EECS150 Fa07 Lec7 Counters

5



Shift Register



```
module shift_reg (out4, out3, out2, out1, in, clk);
  output out4, out3, out2, out1;
  input in, clk;
  reg out4, out3, out2, out1;
```

```
always @(posedge clk)
begin
  out4 <= out3;
  out3 <= out2;
  out2 <= out1;
  out1 <= in;
end
endmodule
```

What does this shift register do?
What is it good for?

9/18/07

EECS150 Fa07 Lec7 Counters

6



Shift Register Verilog

```
module shift_reg (out, in, clk);
  output [4:1] out;
  input in, clk;
  reg [4:1] out;
```

```
always @(posedge clk)
begin
  out <= {out[3:1], in};
end
endmodule
```

9/18/07


EECS150 Fa07 Lec7 Counters

7



Shift Register Application

Parallel-to-serial conversion for serial transmission



9/18/07

EECS150 Fa07 Lec7 Counters


8



Register with selective load

- We often use registers to hold values for multiple clocks
 - Wait until needed
 - Used multiple times
- How do we modify our D flipflop so that it holds the value till we are done with it?
- A very simple FSM

En	State	Next
0	Q	Q
1	Q	D




9/18/07

EECS150 Fa07 Lec7 Counters

9



IQ: Design Register with Set/Reset



S	R	State	Next
0	0	Q	Q
0	1	Q	0
1	0	Q	1
1	1	Q	X

- Set forces state to 1
- Reset forces state to 0
- What might be a useful fourth option?

9/18/07


EECS150 Fa07 Lec7 Counters

10



Counters

- Special sequential circuits (FSMs) that repeatedly sequence through a set of outputs.
- Examples:
 - binary counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, 001, ...
 - gray code counter:
 - 000, 010, 110, 100, 101, 111, 011, 001, 000, 010, 110, ...
 - one-hot counter: 0001, 0010, 0100, 1000, 0001, 0010, ...
 - BCD counter: 0000, 0001, 0010, ..., 1001, 0000, 0001
 - pseudo-random sequence generators: 10, 01, 00, 11, 10, 01, 00, ...
- Moore machines with "ring" structure to STD:



9/18/07

EECS150 Fa07 Lec7 Counters

11



What are they used?

- Examples:
 - Clock divider circuits
 - 16MHz signal → ÷64 block → square wave output
 - Delays, Timing
 - Protocols
 - Counters simplify controller design...
 - More on this later

9/18/07


EECS150 Fa07 Lec7 Counters

12



How do we design counters?

- For binary counters (most common case) incrementer circuit would work:



- In Verilog, a counter is specified as: $x = x + 1$;
 - This does *not* imply an adder
 - An incrementer is simpler than an adder
 - And a counter is simpler yet.
- In general, the best way to understand counter design is to think of them as FSMs, and follow general procedure. Here's a important examples...

9/18/07

EECS150 Fa07 Lec7 Counters


13



Counters


- Sequences through a fixed set of patterns

- In this case, 1000, 0100, 0010, 0001
- If one of the patterns is its initial state (by loading or set/reset)



- Mobius (or Johnson) counter

- In this case, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000



9/18/07


EECS150 Fa07 Lec7 Counters

14




Ring Counters – getting started

- “one-hot” counters 0001, 0010, 0100, 1000, 0001, ...



“Self-starting” version:

- What are these good for?



9/18/07

EECS150 Fa07 Lec7 Counters

15



Ring Counters (cont)





Fig. 6-17 Generation of Timing Signals

9/18/

16



Announcements

- Reading: K&B 7.1, app C.
- Midterm 9/27 (week from thurs)
 - Regular class time. In Lab 125 Cory
 - Covers all material thru 9/23
 - » 9/23 lecture will be "putting it all together"
- Review session 9/27 8-10
 - See web page for additional specifics
- HW 3 (current) is a good exercise (and short)
- HW 4 (out thurs) will be light, then skip a week
- Thurs Evening Lab is a problem!
 - Too many people in that section
 - Too many people from other sections
- Lab 'DO NOT DISTURB' rules
 - You much receive checkoff in your own section (first 30 mins)
 - You are welcome to use the lab outside your section, but if it is during some other lab section, you much let the TA concentrate on their section.
 - TAs will leave promptly at 8 pm
 - It is your job to read lab and write Verilog before you arrive.



Synchronous Counters


All outputs change with clock edge.

- Binary Counter Design:
Start with 3-bit version and generalize:

c	b	a	c ⁺	b ⁺	a ⁺
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

$$a^+ = a'$$

$$b^+ = a \oplus b$$




$$c^+ = a'c + abc' + b'c$$

$$= c(a'+b') + c'(ab)$$


$$= c(ab)' + c'(ab)$$

$$= c \oplus ab$$



Binary Counter

- Logic between registers (not just multiplexer)
 - XOR decides when bit should be toggled
 - Always for low-order bit, only when first bit is true for second bit, and so on



Binary Counter Verilog

```

module counter (out4, out3, out2, out1, clk);
    output out4, out3, out2, out1;
    input in, clk;
    reg out4, out3, out2, out1;

    always @(posedge clk)
    begin
        out4 <= (out1 & out2 & out3) ^ out4;
        out3 <= (out1 & out2) ^ out3;
        out2 <= out1 ^ out2;
        out1 <= out1 ^ 1b'1;
    end
endmodule

```

Binary Counter Verilog

```


module counter (out4, out3, out2, out1, clk);
    output [4:1] out;
    input in, clk;
    reg [4:1] out;

    always @(posedge clk)
        out <= out + 1;


endmodule
    
```

Synchronous Counters

- How do we extend to n-bits?
- Extrapolate c+: $d^+ = d \oplus abc$, $e^+ = e \oplus abcd$




- Has difficulty scaling (AND gate inputs grow with n)




- CE is "count enable", allows external control of counting,
- TC is "terminal count", is asserted on highest value, allows cascading, external sensing of occurrence of max value.

Synchronous Counters





- How does this one scale?
- ⊖ Delay grows $\propto n$
- Generation of TC signals very similar to generation of carry signals in adder.
- "Parallel Prefix" circuit reduces delay:




Four-bit Binary Synchronous Up-Counter

- Standard component with many applications
 - Positive edge-triggered FFs w/ sync load and clear inputs
 - Parallel load data from D, C, B, A
 - Enable inputs: must be asserted to enable counting
 - RCO: ripple-carry out used for cascading counters
 - » high when counter is in its highest state 1111
 - » implemented using an AND gate



“Ripple” counters




9/18/07

Fig. 6-8 4-Bit Binary Ripple Counter

25

Up-Down Counter




9/18/07

Fig. 6-13 4-Bit Up-Down Binary Counter

26

Odd Counts


- Extra combinational logic can be added to terminate count before max value is reached:
- Example: count to 12



9/18/07



27

- Alternative:



Offset Counters

- Starting offset counters – use of synchronous load
 - e.g., 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1111, 0110, ...
- Ending offset counter – comparator for ending value
 - e.g., 0000, 0001, 0010, ..., 1100, 1101, 0000
- Combinations of the above (start and stop value)




9/18/07

28



Universal Shift Register

- Holds 4 values
 - Serial or parallel inputs
 - Serial or parallel outputs
 - Permits shift left or right
 - Shift in new values from left or right



clear sets the register contents and output to 0


s1 and s0 determine the shift function

s0	s1	function
0	0	hold state
0	1	shift right
1	0	shift left
1	1	load new input



Design of Universal Shift Register

- Consider one of the four flip-flops
 - New value at next clock cycle:



clear	s0	s1	new value
1	-	-	0
0	0	0	output
0	0	1	output value of FF to left (shift right)
0	1	0	output value of FF to right (shift left)
0	1	1	input



Universal Shift Register Verilog

```

module univ_shift (out, lo, ro, in, li, ri, s, clr, clk);
  output [3:0] out;
  output lo, ro;
  input [3:0] in;
  input [1:0] s;
  input li, ri, clr, clk;
  reg [3:0] out;

  assign lo = out[3];
  assign ro = out[0];


  always @(posedge clk or clr)
  begin
    if (clr) out <= 0;
    else
      case (s)
        3: out <= in;
        2: out <= {out[2:0], ri};
        1: out <= {li, out[3:1]};
        0: out <= out;
      endcase
    end
  end
endmodule

```




Pattern Recognizer

- Combinational function of input samples
 - In this case, recognizing the pattern 1001 on the single input signal




Counters for Control

- Big idea: to solve a big controller problem, build a very simple controller and then use it as a tool.




Recall: Byte-bit stream with Rate Matching




- How would you implement this FSM?

subtle bug here

Counter for Sequencing States




CLR for "back to top"







Count_Enable for Self-loop



Branch with LD (jump counter)




Jumping




IQ: How would you simplify this further

State Complexity vs Counter Usage



Another Controller using Counters

- Example, Bit-serial multiplier:



- Control Algorithm:


```
repeat n cycles { // outer (i) loop
  repeat n cycles{ // inner (j) loop
    shiftA, selectSum, shiftHI
  }
  shiftB, shiftHI, shiftLOW, reset
}
```

Note: The occurrence of a control signal x means x=1. The absence of x means x=0.


Counter provides subsidiary state

- State Transition Diagram:

– Assume presence of two binary counters. An “i” counter for the outer loop and “j” counter for inner loop.



TC is asserted when the counter reaches its maximum count value. CE is “clock enable”. The counter increments its value on the rising edge of the clock if CE is asserted.



Summary

- Basic registers
 - Common control, MUXes
- Simple, important FSMs
 - simple internal feedback
 - Ring counters, Pattern detectors
 - Binary Counters
- Universal Shift Register
- Using Counters to build controllers
 - Simplify control by controlling simpler FSM