



- Sequential Logic
 - Sequences through a series of states
 - Based on sequence of values on input signals
 - Clock period defines elements of sequence

9/13/07

EECS150 F07 Culler Lec 6

7

 XOR gate for ns calculation DFF to hold present state no logic needed for output EECS150 F07 Culler Lec 6 9/13/07

OUT

6. Circuit Diagram

FFs for state

CL for NS and OUT

Take this seriously!





One Answer: Xilinx 4000 CLB



9/13/07

EECS150 F07 Culler Lec 6

Two 4-input functions, registered output



Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

9/13/07 EECS150 F07 Culler Lec 6 14

5-input function, combinational output



Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

15

13

Recall: Parallel to Serial Converter



9/13/07



Byte-bit stream with Rate Matching





Another example: bus protocols

- A bus is:
 - shared communication link
 - single set of wires used to connect multiple subsystems



• A Bus is also a fundamental tool for composing large, complex systems (more later in the term) – systematic means of abstraction

9/13/07

EECS150 F07 Culler Lec 6

19

Example: Pentium System Organization





Arbitration for the bus...



- Central arbitration shown here
 - Used in essentially all processor-memory busses and in highspeed I/O busses

9/13/07	EECS150 F07 Culler Lec 6





Processor Side of Protocol - sketch



Simple Synchronous Protocol (cont)



21

Announcements

- Reading 8.1-4 (slight change in ordering)
- HW 2 due tomorrow
- HW 3 will go out today
- · Lab lecture on Verilog synthesis
- Next week feedback survey
- Input on discussion sections
- Technology in the News
 - iPhone "unlocked"
 - iPhone price drops by \$200

9/13/07

EECS150 F07 Culler Lec 6

25

Forms of Sequential Logic

- Asynchronous sequential logic "state" changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic state changes occur in lock step across all storage elements (using a periodic waveform - the clock)



Fundamental Design Principle

- Divide circuit into combinational logic and state •
- Localize feedback loops and make it easy to break cycles
- Implementation of storage elements leads to various forms of sequential logic



General Model of Synchronous



- All wires, except clock, may be multiple bits wide.
- Registers (reg)
 - collections of flip-flops
- clock
 - distributed to all flip-flops _ - typical rate?



- no internal state (no feedback)
- output only a function of inputs
- Particular inputs/outputs are optional
- Optional Feedback
- ALL CYCLES GO THROUGH A REG



Composing FSMs into larger designs





Composing Moore FSMs



Synchronous design methodology preserved

9/13/07	EECS150 F07 Culler Lec 6	29	9/13/07	EECS150 F07 Culler Lec 6	30





- Synchronous design methodology violated!!!
- Why do designers used them?
 - Few states, often more natural in isolation
 - Safe if latch all the outputs
 - » Looks like a mealy machine, but isn't really
 - » What happens to the timing?

9/13/07

31

Recall: What makes Digital Systems tick?





Ø



0 one1 module Reduce(Out, Clock, Reset, In); [0] output Out: Clock, Reset, In; input 0 1 reg Out: reg [1:0] two1s CurrentState; // state register [1] reg [1:0] NextState; // State assignment localparam STATE Zero = 2'h0, STATE One1 = 2'h1, STATE_Twols = 2'h2, STATE_X = 2'hX; 9/13/07 EECS150 F07 Culler Lec 6 37

Moore Verilog FSM: combinational part



Moore Verilog FSM: state part



Mealy Verilog FSM for Reduce-1s example



Restricted FSM Implementation Style





Single-always Moore Machine (Not Allowed!)

<pre>always @(posedge clk) case (state) zero: begin out <= 0; if (in) state <= else state <= end</pre>	<pre> onel; zero; </pre>	— All outputs are registere	ed
one1:			
<pre>if (in) begin state <= twols; out <= 1; end else begin state <= zero;</pre>	•	This is confusing: the	
out <= 0;		ourput does not change	
end		until the <i>next</i> clock cycle	
<pre>twols: if (in) begin state <= twols; out <= 1; end else begin state <= zero; out <= 0; end</pre>			
<pre>default: begin state <= zero; out <= 0; end endcase</pre>			
9/13/07	EECS150 F07 Cull	er Lec 6	43

Finite State Machines

Single-always Moore Machine

- inputs combinational logic combinational logic combinational logic combinational logic combinational logic
 - Recommended FSM Verilog implementation style
 - Implement combinational logic using one always block
 - Implement an explicit state register using a second always block

Summary



- They often interact with other FSMs
- Important to design each well and to make them work together well.
- Keep your verilog FSMs clean
 - Separate combinational part from state update
- Good state machine design is an iterative process

9/13/07	EECS150 F07 Culler Lec 6	45