# EECS 150-Components and Design Techniques for Digital Systems 

## FSMs 9/11/2007

Sarah Bird
Electrical Engineering and Computer Sciences University of California, Berkeley

Slides borrowed from David Culler Fa04 and Randy Katz Sp07

## Sequential Logic Implementation

- Models for representing sequential circuits

I Finite-state machines (Moore and Mealy)
I Representation of memory (states)
I Changes in state (transitions)

- Design procedure

I State diagrams
I State transition table
I Next state functions

## Recall: What makes Digital Systems tick?



CS 150 - Fall 2007 - Moore and Mealy Machines - 3

## Abstraction of State Elements

- Divide circuit into combinational logic and state
- Localize feedback loops and make it easy to break cycles
- Implementation of storage elements leads to various forms of sequential logic


CS 150 - Fall 2007 - Moore and Mealy Machines - 4

## Forms of Sequential Logic

- Asynchronous sequential logic - state changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic - state changes occur in lock step across all storage elements (using a periodic waveform - the clock)


CS 150 - Fall 2007 - Moore and Mealy Machines - 5

## Finite State Machine Representations

- States: determined by possible values in sequential storage elements
- Transitions: change of state
- Clock: controls when state can change by controlling storage elements
- Sequential Logic


I Sequences through a series of states
I Based on sequence of values on input signals
I Clock period defines elements of sequence

## Can Any Sequential System be Represented with a State Diagram?

- Shift Register

I Input value shown on transition arcs
I Output values shown within state node


CS 150 - Fall 2007 - Moore and Mealy Machines - 7

## Two Kinds of FSMs

I Moore Machine vs

Mealy Machine
Output ( t ) =

state $(\mathrm{t}+1)=F($ state $(\mathrm{t})$, input $)$


## Counters are Simple Finite State Machines

- Counters

I Proceed thru well-defined state sequence in response to enable

- Many types of counters: binary, BCD, Gray-code

II 3-bit up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
I 3-bit down-counter: $111,110,101,100,011,010,001,000,111, \ldots$


CS 150 - Fall 2007 - Moore and Mealy Machines - 9

## Verilog Upcounter

```
module binary_cntr (q, clk)
    inputs clk;
    outputs [2:0] q;
    reg
    reg
    [2:0] q;
    [2:0] p;
    always @(q) //Calculate next state
    case (q)
        3'b000: p = 3'b001;
        3'b001: p = 3'b010;
        3'b111: p = 3'b000;
        endcase
```

```
    always @(posedge clk) //next becomes current state
        q <= p;
```

endmodule

## How Do We Turn a State Diagram into Logic?

- Counter

I Three flip-flops to hold state
I Logic to compute next state
I Clock signal controls when flip-flop memory can change
I Wait long enough for combinational logic to compute new value
I Don't wait too long as that is low performance


CS 150 - Fall 2007 - Moore and Mealy Machines - 11

## FSM Design Procedure

- Start with counters

I Simple because output is just state
I Simple because no choice of next state based on input

- State diagram to state transition table

I Tabular form of state diagram
I Like a truth-table

- State encoding

I Decide on representation of states
I For counters it is simple: just its value

- Implementation

I Flip-flop for each state bit
I Combinational logic based on encoding

## FSM Design Procedure: State Diagram to Encoded State Transition Table

- Tabular form of state diagram
- Like a truth-table (specify output for all input combinations)
- Encoding of states: easy for counters - just use value


| current state |  | next state |  |
| :---: | :--- | :--- | :--- |
| 0 | 000 | 001 | 1 |
| 1 | 001 | 010 | 2 |
| 2 | 010 | 011 | 3 |
| 3 | 011 | 100 | 4 |
| 4 | 100 | 101 | 5 |
| 5 | 101 | 110 | 6 |
| 6 | 110 | 111 | 7 |
| 7 | 111 | 000 | 0 |

## Implementation

- D flip-flop for each state bit
- Combinational logic based on encoding

| C 3 | C 2 | C 1 | N 3 | N 2 | N 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 |



CS 150 - Fall 2007 - Moore and Mealy Machines - 14

## Parity Checker FSM


$\begin{array}{llllllll}\text { example: } & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ & \text { even } & \text { even } & \text { odd } & \text { even } & \text { odd } & \text { odd } & \text { even }\end{array}$
time

- "State Transition Diagram"

I circuit is in one of two states.
I transition on each cycle with each new input, over exactly one arc (edge).
I Output depends on which state the circuit is in.


## Formal Design Process

- State Transition Table:

| present <br> state | OUT | IN | next <br> state |
| :--- | :---: | :--- | :--- |
| EVEN | 0 | 0 | EVEN |
| EVEN | 0 | 1 | ODD |
| ODD | 1 | 0 | ODD |
| ODD | 1 | 1 | EVEN |



| present state (ps) | OUT | IN | hext state (ns) |
| :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Derive logic equations from table (how?):

$$
O U T=P S
$$

$$
N S=P S \times o r I N
$$

## Formal Design Process

Logic equations from table:

```
OUT = PS
NS = PS xor IN
```

- Circuit Diagram:


I XOR gate for ns calculation
I DFF to hold present state
I no logic needed for output

- Review of Design Steps:

1. Circuit functional specification
2. State Transition Diagram
3. Symbolic State Transition Table
4. Encoded State Transition Table
5. Derive Logic Equations
6. Circuit Diagram

FFs for state
CL for NS and OUT

## Another example

- Door combination lock:

I punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset

I inputs: sequence of input values, rese $\dagger$
I outputs: door open/close
I memory: must remember combination or always have it available as an input

## Sequential example: abstract control

- Finite-state diagram

I States: 5 states
I represent point in execution of machine
I each state has outputs
I Transitions: 6 from state to state, 5 self transitions, 1 global
I changes of state occur when clock says it's ok
I based on value of inputs
I Inputs: reset, new, results of comparisons
I Output: open/closed


## Sequential example (cont'd): finite-state machine

- Finite-state machine



## Sequential example: encoding

- Encode state table

I state can be: S1, S2, S3, OPEN, or ERR
I needs at least 3 bits to encode: 000, 001, 010, 011, 100
I and as many as 5: 00001, 00010, 00100, 01000, 10000
I choose 4 bits: 0001, 0010, 0100, 1000,0000

- Encode outputs

I output mux can be: C1, C2, or C3
hybrid
I needs 2 to 3 bits to encode
I choose 3 bits: 001,010, 100
I output open/closed can be: open or closed
I needs 1 or 2 bits to encode
| choose 1 bits: 1,0

## Sequential example (cont'd): encoding

- Encode state table

I state can be: S1, S2, S3, OPEN, or ERR
I choose 4 bits: 0001, 0010,0100,1000,0000
I output mux can be: C1, C2, or C3
I choose 3 bits: 001,010, 100
I output open/closed can be: open or closed | choose 1 bits: 1, 0

| reset | new | equal | state | next state | mux |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | - | - |  | 0001 | 001 | 0 |  |
| 0 | 0 | - | 0001 | 0001 | 001 | 0 |  |
| 0 | 1 | 0 | 0001 | 0000 | - | 0 go | good choice of encoding! |
| 0 | 1 | 1 | 0001 | 0010 | 010 | 0 - |  |
| 0 | 0 | - | 0010 | 0010 | 010 | 0 mux | mux is identical to |
| 0 | 1 | 0 | 0010 | 0000 | - | 0 las | last 3 bits of next state |
| 0 | 1 | 1 | 0010 | 0100 | 100 | 0 |  |
| 0 | 0 | - | 0100 | 0100 | 100 | 0 op | pen/closed is |
| 0 | 1 | 0 | 0100 | 0000 | - | 0 iden | dentical to first bit |
| 0 | 1 | 1 | 0100 | 1000 | - | 1 of | of state |
| 0 | - | - | 1000 | 1000 | - | 1 |  |
| 0 | - | - | 0000 | 0000 | - | 0 |  |

## State Minimization

- Fewer states may mean fewer state variables
- High-level synthesis may generate many redundant states
- Two state are equivalent if they are impossible to distinguish from the outputs of the FSM, i. e., for any input sequence the outputs are the same
- Two conditions for two states to be equivalent:

I 1) Output must be the same in both states
I 2) Must transition to equivalent states for all input combinations

## Sequential Logic Implementation Summary

- Models for representing sequential circuits

I Abstraction of sequential elements
I Finite state machines and their state diagrams
I Inputs/outputs
I Mealy, Moore, and synchronous Mealy machines

- Finite state machine design procedure

I Deriving state diagram
I Deriving state transition table
I Determining next state and output functions
I Implementing combinational logic

