

EECS 150 - Components and Design Techniques for Digital Systems

Lec 04 – Hardware Description Languages / Verilog

9/6/2007

David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~culler http://inst.eecs.berkeley.edu/~cs150

© UC Berkeley

Review

- Advancing technology changes the trade-offs and design techniques
 - 2x transistors per chip every 18 months
- ASIC, Programmable Logic, Microprocessor
- · Programmable logic invests chip real-estate to reduce design time & time to market
 - Canonical Forms, Logic Minimization, PLAs, →
- FPGA:
 - programmable interconnect,
 - configurable logic blocks
 - » LUT + storage
 - Block RAM
 - IO Blocks

9/6/2007 © UC Berkeley

EECS 150, Fa07, Lec 04-HDL

Remember: to design is to represent

Outline

- Netlists
- Design flow
- What is a HDL?
- Verilog
- Announcements
- Structural models
- Behavioral models
- Elements of the language
- Lots of examples



9/6/2007

- Logic symbol, truth table

• How do we represent digital designs?

- Storage symbol, timing diagram
- Connections

Components

- Schematics

Human readable or machine readable???





Design Flow





Design Entry

- Schematic entry/editing used to be the standard method in industrv
- Used in EECS150 until recently
- © Schematics are intuitive. They match our use of gate-level or block diagrams.
- © Somewhat physical. They imply a physical implementation.
- Require a special tool (editor).
- [⊗] Unless hierarchy is carefully designed, schematics can be confusing and difficult to follow.



- Hardware Description Languages (HDLs) are the new standard
 - except for PC board design, where schematics are still used.

Design Flow





HDLs

Basic Idea:

- Language constructs describe circuits with two basic forms:
- Structural descriptions similar to hierarchical netlist.
- Behavioral descriptions use higherlevel constructs (similar to conventional programming).
- Originally designed to help in abstraction and simulation.
 - Now "logic synthesis" tools exist to automatically convert from behavioral descriptions to gate netlist.
 - Greatly improves designer productivity.
 - However, this may lead you to falsely believe that hardware design can be reduced to writing programs!

"Structural" example: Decoder(output x0,x1,x2,x3; inputs a,b) wire abar, bbar; inv(bbar, b); inv(abar, a); nand(x0, abar, bbar); nand(x1, abar, b): nand(x2, a, bbar); nand(x3, a, ь): "Behavioral" example: Decoder(output x0,x1,x2,x3; inputs a,b) { case [a b] 00: [x0 x1 x2 x3] = 0x0;01: [x0 x1 x2 x3] = 0x2;10: [x0 x1 x2 x3] = 0x4;11: [x0 x1 x2 x3] = 0x8;endcase; 12

0

Design Methodology



Quick History of HDLs

- ISP (circa 1977) research project at CMU

 Simulation, but no synthesis
- Abel (circa 1983) developed by Data-I/O
 - Targeted to programmable logic devices
 - Not good for much more than state machines
- Verilog (circa 1985) developed by Gateway (now Cadence)
 - Similar to Pascal and C, originally developed for simulation
 - Fairly efficient and easy to write
 - 80s Berkeley develops synthesis tools
 - IEEE standard
- VHDL (circa 1987) DoD sponsored standard
 - Similar to Ada (emphasis on re-use and maintainability)
 - Simulation semantics visible
 - Very general but verbose
 - IEEE standard
- 9/6/2007 © UC Berkeley

EECS 150, Fa07, Lec 04-HDL



14

Verilog Introduction

- the module describes a component in the circuit
- Two ways to describe:
 - Structural Verilog
 - » List of components and how they are connected
 - » Just like schematics, but using text
 - A net list
 - » tedious to write, hard to decode
 - » Essential without integrated design tools
 - Behavioral Verilog
 - » Describe what a component does, not how it does it
 - » Synthesized into a circuit that has this behavior
 - » Result is only as good as the tools
- · Build up a hierarchy of modules

Verilog

- Supports structural and behavioral descriptions
- Structural
 - Explicit structure of the circuit
 - How a module is composed as an interconnection of more primitive modules/components
 - E.g., each logic gate instantiated and connected to others
- Behavioral
 - Program describes input/output behavior of circuit
 - Many structural implementations could have same behavior
 - E.g., different implementations of one Boolean function





out

18

Structural Model - XOR





EECS 150, Fa07, Lec 04-HDL

Simple Behavioral Model

- Combinational logic
 - Describe output as a function of inputs
 - Note use of assign keyword: continuous assignment

module and_gate (out, in1, in2); input in1, in2; output out;

Output port of a *primitive* must be first in the list of ports

assign out = in1 & in2;

endmodule

Restriction does not apply to modules in general

When is this "evaluated"?

2-to-1 mux behavioral description

- // Behavioral model of 2-to-1
- // multiplexor.

© UC Berkeley

module mux2 (in0,in1,select,out); input in0,in1,select; output out;

```
11
```

9/6/2007

```
reg out;
always @ (in0 or in1 or select)
if (select) out=in1;
else out=in0;
endmodule // mux2
```

Notes:

 behavioral descriptions using keyword always followed by blocking procedural assignments

Notes:

- Target output of procedural assignments must of of type reg (not a real register)
- Unlike wire types where the target output of an assignment may be continuously updated, a reg type retains it value until a new value is assigned (the assigning statement is executed).
- Optional initial statement

Sensitivity list

Behavioral 4-to1 mux



//Does not assume that we have • Notes:	• Exam
// defined a 2-input mux No instantiation	
- Case construct equiv //4-input mux behavioral description nested if constructs.	alent to mo
module mux4 (in0, in1, in2, in3, select, out);	rol .
input 110,111,112,113; - Definition: A structure input [1:0] select; description is one wh function of the modul	ere the end end end end end end end end end en
output out; by the instantiation a	nd mo
reg out; interconnection of su	b-modules.
 A behavioral description of the descriptio	es to mix tructs and tion.
endcase	er
endmodule // mux4	
9/6/2007 © UC Berkeley EECS 150, Fa07, Lec 04-HDL	21 9/6/2007 © (

Announcements

Office hours will be posted on schedule.php Homework 1 due tomorrow (2 pm outside 125) Homework 2 out today Feedback on labs, Lab lectures

Reading:

- these notes
- verilog code you see in lab

Mixed Structural/Behavioral Model

• Example 4-bit ripple adder

	module full_add input A, output S,	<pre>hr (S, Cout, A, B, Cin); B, Cin; Cout;</pre>	.
	assign {Cout,	, S} = A + B + Cin;	Behavior
	module adder4 (input [3:0] input	(S, Cout , A, B, Cin); A, B; Cin;	
	output [3:0]	S; Cout:	
	wire	C1, C2, C3;	Structural
	full_addr fa() (S[0], C1 , а[0], в[0], сі	n);
	full_addr fa1	L (S[1], C2 , A[1], B[1], C1	.);
	full_addr fa2	2 (S[2], C3, A[2], B[2], C	2);
	full_addr fa3 endmodule	з (S[3], Cout , а[3], в[3], сз	3);
/2007	© UC Berkeley	EECS 150, Fa07, Lec 04-HDL	Order of ports? 22



Verilog Help

- The lecture notes only cover the basics of Verilog and mostly the conceptual issues.
 - Lab Lectures have more detail focused on lab material
- Textbook has examples.
- Bhasker book is a good tutorial.
- <u>http://www.doe.carleton.ca/~shams/97350/PetervrlK.pdf</u> pretty good
- The complete language specification from the IEEE is available on the class website under "Refs/Links"
- http://toolbox.xilinx.com/docsan/xilinx4/data/docs/xst/verilog2.html



9/6/2007

Verilog Data Types and Values **Verilog Numbers** Bits - value on a wire - ordinary decimal number • 14 - 0, 1 • -14 - x - don't care/don't know - Z - undriven, tri-state bits (_ is ignored) Vectors of bits • 12'h046 - hexadecimal number with 12 bits - A[3:0] - vector of 4 bits: A[3], A[2], A[1], A[0] Verilog values are unsigned - Treated as an *unsigned* integer value - e.g., C[4:0] = A[3:0] + B[3:0]; » e.g., A < 0 ?? - if A = 0110 (6) and B = 1010(-6) Concatenating bits/vectors into a vector C = 10000 not 00000 » e.g., sign extend i.e., B is zero-padded, not sign-extended » B[7:0] = {A[3], A[3], A[3], A[3], A[3:0]}; $B[7:0] = \{3[A[3]], A[3:0]\};$

- Style: Use a[7:0] = b[7:0] + c; // need to look at declaration Not: $a = b + c_i$

```
EECS 150, Fa07, Lec 04-HDL
```

25

- 2's complement representation
- 12'b0000_0100_0110 binary number with 12

EECS 150, Fa07, Lec 04-HDL

Verilog Operators

© UC Berkeley

Verilog Operator	Name	Functional Group	
0	bit-select or part-select		
0	parenthesis		
! & ~& ~ ^^ or ^~	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction	
+ -	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	
{}	concatenation	Concatenation	
{{ }}	replication	Replication	
• / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic	
+ -	binary plus binary minus	Arithmetic Arithmetic	
~~	shift left shift right	Shift Shift	

© UC Berkelev

== logical equality Equality I= logical inequality Equality === case equality Equality I== case equality Equality & bit wise AND Bit wise ^ bit wise XNR Bit-wise ^ bit-wise XNR Bit-wise 1 bit-wise OR Bit-wise && logical AND Logical 1 logical OR Logical	> >= < <=	greater than greater than or equal to less than less than or equal to	Relational Relational Relational Relational
=== case inequality Equality & bit wise AND Bit wise ^ bit wise XNR Bit-wise ^ bit-wise XOR Bit-wise bit-wise OR Bit-wise & bit-wise OR Bit-wise bit-wise OR Bit-wise bit-wise OR Bit-wise bit-wise OR Bit-wise bit-wise OR Bit-wise	=== !=	logical equality logical inequality	Equality Equality
& bit wise AND Bit wise ^ bit-wise XOR Bit-wise ^_ bit-wise XNOR Bit-wise 1 bit-wise OR Bit-wise && logical AND Logical logical OR Logical	 !==	case equality case inequality	Equality Equality
^ bit-wise XOR Bit-wise ^- or -^ bit-wise XNOR Bit-wise I bit-wise OR Bit-wise && logical AND Logical I logical OR Logical	&	bit-wise AND	Bit-wise
I bit-wise OR Bit-wise && logical AND Logical I logical OR Logical	^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
&& logical AND Logical logical OR Logical	Ι	bit-wise OR	Bit-wise
logical OR Logical	88	logical AND	Logical
	11	logical OR	Logical
?: conditional Conditional	?:	conditional	Conditional

Verilog Variables

© UC Berkeley

wire

9/6/2007

- Variable used simply to connect components together
- reg
 - Variable that saves a value as part of a behavioral description
 - Usually corresponds to a wire in the circuit
 - Is NOT necessarily a register in the circuit
- usage:
 - Don't confuse reg assignments with the combinational continuous assign statement! (more soon)
 - Reg should only be used with always blocks (sequential logic, to be presented ...)

9/6/2007 © UC Berkelev



```
Verilog Module
                                                                                   Verilog Continuous Assignment
                                                                                   Assignment is continuously evaluated
Corresponds to a circuit component
                                                                                 • assign corresponds to a connection or a simple
                                                                                    component with the described function

    "Parameter list" is the list of external connections, aka "ports"

    Ports are declared "input", "output" or "inout"

                                                           B Cin
                                                         Α
                                                                                 • Target is NEVER a reg variable
     » inout ports used on tri-state buses

    Dataflow style

    Port declarations imply that the variables are wires

                                                                                                                        use of Boolean operators
                                                                                                                        (~ for bit-wise, ! for logical negation)
                                                                                   assign A = X | (Y \& ~Z);
            module name
                                         ports
                                                                                                                        <sup>-</sup>bits can take on four values
(0, 1, X, Z)
                                                                                   assign B[3:0] = 4'b01XX;
                                                                                   assign C[15:0] = 4'h00ff; <----- variables can be n-bits wide
     module full_addr (A, B, Cin, S, Cout);
                                                         Cout S
                                                                                                                           (MSB:LSB)
        input
                  A, B, Cin; -
                                                                                   assign #3 {Cout, S[3:0]} = A[3:0] + B[3:0] + Cin;
                  S, Cout;
        output
                                                      inputs/outputs
                                                                                                                          use of arithmetic operator
        assign \{Cout, S\} = A + B + Cin;
     endmodule
                                                                                                              multiple assignment (concatenation)
                                                                                           delay of performing computation, only used by simulator, not synthesis
                      EECS 150, Fa07, Lec 04-HDL
                                                            29
                                                                                                        EECS 150, Fa07, Lec 04-HDL
                                                                                                                                               30
                                                                                9/6/2007
                                                                                          © UC Berkeley
        © UC Berkeley
  Comparator Example
                                                                                    Comparator Example
                                                                                // Make a 4-bit comparator from 4 1-bit comparators
                                                                                module Compare4(A4, B4, Equal, Alarger, Blarger);
                                                                                  input [3:0] A4, B4;
module Compare1 (A, B, Equal, Alarger, Blarger);
                                                                                  output Equal, Alarger, Blarger;
  input
             A, B;
                                                                                  wire e0, e1, e2, e3, A10, A11, A12, A13, B10, B11, B12, B13;
  output
             Equal, Alarger, Blarger;
                                                                                  Compare1 cp0(A4[0], B4[0], e0, A10, B10);
  assign Equal = (A \& B) | (~A \& ~B);
                                                                                  Compare1 cp1(A4[1], B4[1], e1, Al1, Bl1);
  assign Alarger = (A & ~B);
                                                                                  Compare1 cp2(A4[2], B4[2], e2, A12, B12);
                                                                                  Compare1 cp3(A4[3], B4[3], e3, A13, B13);
  assign Blarger = (~A & B);
endmodule
                                                                                  assign Equal = (e0 \& e1 \& e2 \& e3);
                                                                                  assign Alarger = (Al3 | (Al2 & e3) |
                                                                                                     (All & e3 & e2)
```

When evaluated?

What is synthesized?

(Al0 & e3 & e2 & e1));

EECS 150, Fa07, Lec 04-HDL

assign Blarger = (~Alarger & ~Equal);

٠

9/6/2007

9/6/2007 © UC Berkelev

endmodule

Simple Behavioral Model - the always block





always **Block**

• A procedure that describes the function of a circuit - Can contain many statements including if, for, while, case - Statements in the always block are executed sequentially » "blocking" assignment » Continuous assignments <= are executed in parallel Non-blocking - The entire block is executed 'at once' » But the meaning is established by sequential interpretation · Simulation micro time vs macro time synthesis - The final result describes the function of the circuit for current set of inputs » intermediate assignments don't matter, only the final result begin/end used to group statements EECS 150, Fa07, Lec 04-HDL 34 9/6/2007 © UC Berkeley

What Verilog generates storage elements?

- Expressions produce combinational logic
 - Map inputs to outputs
- Storage elements carries same values forward in time

State Example



· Block interpreted sequentially, but action happens "at once"

9/6/2007 © UC Berkeley

State Example2 – Non blocking



- Non-blocking: all statements interpreted in parallel
 - Everything on the RHS evaluated.
 - Then all assignments performed

0/6/2007		EECS 150 Ea0
9/6/2007	(C) UC Berkeley	EEC3 130, Fa0

7, Lec 04-HDL



37

"Complete" Assignments

- If an always block executes, and a variable is not assigned
 - Variable keeps its old value (think implicit state!)
 - NOT combinational logic \Rightarrow latch is inserted (implied memory)
 - This is usually not what you want: dangerous for the novice!
- Any variable assigned in an always block should be assigned for any (and every!) execution of the block.

State Example2 – interactive quiz

 Variable becomes a module shifter (in, A,B,C,clk); storage element if its input in, clk; value is preserved input A,B,C; (carried forward in time) despite changes in reg A, B, C; variables the produce it. always @ (posedge clk) begin A = in; Not whether it is declared as a wire or a req! B = A;C = B: end endmodule EECS 150, Fa07, Lec 04-HDL 9/6/2007 © UC Berkeley



38

Incomplete Triggers

- · Leaving out an input trigger usually results in a sequential circuit
- Example: The output of this "and" gate depends on the input history

module and gate (out, in1, in2);

input output reg	<pre>in1, in2; out; out;</pre>	
always @ out = end	(inl) begin inl & in2;	What Hardware would this generate?
endmodule		

39

9/6/2007 © UC Berkelev

Behavioral with Bit Vectors





Hierarchy & Bit Vectors



Verilog if

- · Same syntax as C if statement
- · Sequential meaning, action "at once"

```
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
                   // 2-bit control signal
input [1:0] sel;
input A, B, C, D;
output Y;
reg Y;
                    // target of assignment
```

```
always @(sel or A or B or C or D)
  if (sel == 2'b00) Y = A;
  else if (sel == 2'b01) Y = B;
  else if (sel == 2'b10) Y = C;
 else if (sel == 2'b11) Y = D;
```

endmodule

43





Verilog if

```
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel;
                    // 2-bit control signal
input A, B, C, D;
output Y;
reg Y;
                    // target of assignment
  always @(sel or A or B or C or D)
    if (sel[0] == 0)
      if (sel[1] == 0) Y = A;
      else
                       Y = B:
    else
      if (sel[1] == 0) Y = C;
      else
                       Y = D:
endmodule
```

9/6/2007

```
EECS 150, Fa07, Lec 04-HDL
```



Verilog case





Verilog case (cont)

© UC Berkelev



Cases are executed sequentially

- The following implements a priority encoder

```
// Priority encoder
   module encode (A, Y);
   input [7:0] A;
                            // 8-bit input vector
   output [2:0] Y;
                            // 3-bit encoded output
         [2:0] Y;
                            // target of assignment
   req
     always @(A)
       case (1'b1)
         A[0]:
                Y = 0;
         A[1]:
                 Y = 1
         A[2]:
                 Y = 2;
                 Y = 3;
         A[3]:
         A[4]:
                 Y = 4:
         A[51:
                 Y = 5;
         A[6]:
                 Y = 6;
         A[7]:
                 Y = 7;
         default: Y = 3'bX; // Don't care when input is all 0's
       endcase
   endmodule
                            EECS 150, Fa07, Lec 04-HDL
9/6/2007
```

Verilog case

- Without the default case, this example would create a latch for Y! your generating hardware, not programming
- Assigning X to a variable means synthesis is free to assign any value

```
// Simple binary encoder (input is 1-hot)
module encode (A, Y);
input [7:0] A;
                        // 8-bit input vector
output [2:0] Y;
                        // 3-bit encoded output
reg [2:0] Y;
                        // target of assignment
 always @(A)
   case (A)
     8'b0000001: Y = 0;
     8'b0000010: Y = 1;
     8'b0000100: Y = 2;
     8'b00001000: Y = 3:
     8'b00010000: Y = 4:
     8'b00100000: Y = 5;
     8'b01000000: Y = 6;
     8'b10000000: Y = 7;
     default:
                Y = 3'bX;
                                // Don't care when input is not 1-hot
   endcase
endmodule
```



- A priority encoder is more expensive than a simple encoder
 - If we know the input is 1-hot, we can tell the synthesis tools
 - "parallel-case" pragma says the order of cases does not matter

```
// simple encoder
  module encode (A, Y);
  input [7:0] A;
                           // 8-bit input vector
  output [2:01 Y;
                            // 3-bit encoded output
  rea
       [2:0] Y;
                            // target of assignment
    always @(A)
      case (1'b1)
                           // synthesis parallel-case
        A[0]: Y = 0;
        A[1]:
                 Y = 1;
        A[2]:
                 Y = 2;
        A[3]:
                 Y = 3;
        A[4]:
                 Y = 4
        A[5]:
                 Y = 5;
        A[6]:
                 Y = 6;
        A[7]:
                 Y = 7;
        default: Y = 3'bX; // Don't care when input is all 0's
      endcase
  endmodule
                             EECS 150, Fa07, Lec 04-HDL
9/6/2007
```



```
© UC Berkelev
```

Verilog casex



```
• Like case, but cases can include 'X'
```

- X bits not used when evaluating the cases
- In other words, you don't care about those bits!

casex Example

```
// Priority encoder
   module encode (A, valid, Y);
   input [7:0] A:
                             // 8-bit input vector
   output [2:0] Y;
                             // 3-bit encoded output
   output valid;
                             // Asserted when an input is not all 0's
         [2:0] Y;
                             // target of assignment
   reg
         valid;
   reg
     always @(A) begin
       valid = 1:
       casex (A)
        8'bXXXXXX1: Y = 0;
        8'bXXXXX10: Y = 1;
         8'bXXXX100: Y = 2;
         8'bXXXX1000: Y = 3;
         8'bXXX10000: Y = 4;
         8'bXX100000: Y = 5;
        8'bX1000000: Y = 6;
         8'b10000000: Y = 7;
         default: begin
           valid = 0;
           Y = 3'bX; // Don't care when input is all 0's
         end
       endcase
     end
   endmodule
                             EECS 150, Fa07, Lec 04-HDL
                                                                           50
9/6/2007
            © UC Berkeley
    Another Behavioral Example
  Computing Conway's Game of Life rule
•

    Cell with no neighbors or 4 neighbors dies; with 2-3 neighbors lives

   module life (neighbors, self, out);
     input
                        self;
     input [7:0]
                       neighbors;
     output
                        out;
                                            integers are temporary compiler variables
     reg
                        out;
     integer
                        count;
                                            always block is executed instantaneously,
     integer
                        i;
                                            if there are no delays only the final result is used
     always @(neighbors or self) begin
        count = 0;
        for (i = 0; i<8; i = i+1) count = count + neighbors[i];</pre>
        out = 0;
        out = out
                       (count == 3);
        out = out | ((self == 1) & (count == 2));
     end
   endmodule
                                                                           52
                             EECS 150, Fa07, Lec 04-HDL
9/6/2007
            © UC Berkelev
```

Verilog for

© UC Berkeley

9/6/2007

for is similar to C

end

for statement is executed at compile time (like macro expansion)

EECS 150, Fa07, Lec 04-HDL

- Result is all that matters, not how result is calculated
- Use in testbenches only!

```
// simple encoder
module encode (A, Y);
input [7:0] A;
                          // 8-bit input vector
output [2:0] Y;
                          // 3-bit encoded output
req
       [2:0] Y;
                          // target of assignment
integer i;
                          // Temporary variables for program only
reg [7:0] test;
  always @(A) begin
   test = 8b'0000001;
    Y = 3'bX;
    for (i = 0; i < 8; i = i + 1) begin
       if (A == test) Y = N;
       test = test << 1;</pre>
```

end endmodule 9/6/2007 © UC Berkeley EECS 150, Fa07, Lec 04-HDL

```
51
```

Verilog while/repeat/forever





Final thoughts



- Verilog looks like C, but it describes hardware
 - Multiple physical elements, Parallel activities
 - Temporal relationships
 - Basis for simulation and synthesis
 - figure out the circuit you want, then figure out how to express it in Verilog
- Understand the elements of the language
 - Modules, ports, wires, reg, primitive, continuous assignment, blocking statements, sensitivity lists, hierarchy
 - Best done through experience
- Behavioral constructs hide a lot of the circuit details but you as the designer must still manage the structure, data-communication, parallelism, and timing of your design.

9/6/2007	© UC Berkeley	EECS 150, Fa07, Lec 04-HDL	57