

#### EECS 150 - Components and Design Techniques for Digital Systems

#### Lec 03 – Field Programmable Gate Arrays 9-4-07

David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

#### http://www.eecs.berkeley.edu/~culler

http://inst.eecs.berkeley.edu/~cs150

#### Review

- Building blocks of computer systems – ICs (Chips), PCBs, Chassis, Cables & Connectors
- CMOS Transistors
  - Voltage controlled switches
  - Complementary forms (nmos, pmos)
- Logic gates from CMOS transistors
  - Logic gates implement particular boolean functions
     » N inputs, 1 output
  - Serial and parallel switches
  - Dual structure
  - P-type "pull up" transmit 1
  - N-type
- Complex gates: mux
- Synchronous Sequential Elements [ today ]

   D FlipFlops

```
9/4/2007
```

EECS 150, Fa07, Lec 03-fpga

#### **Question from Thurs**



# Combinational vs. Sequential Digital Circuits

• Simple model of a digital system is a unit with inputs and outputs:



- Combinational means "memory-less"
  - Digital circuit is combinational if its output values only depend on its inputs

#### **Sequential logic**



#### Sequential systems

- Exhibit behaviors (output values) that depend on current as well as previous inputs
- All real circuits are sequential
  - Outputs do not change instantaneously after an input change
  - Why not, and why is it then sequential?
- Fundamental abstraction of digital design is to reason (mostly) about steady-state behaviors
  - Examine outputs only after sufficient time has elapsed for the system to make its required changes and settle down

# Synchronous sequential digital systems

- Combinational circuit outputs depend *only* on current inputs
  - After sufficient time has elapsed
- Sequential circuits have memory
  - Even after waiting for transient activity to finish

D-type edge-triggered flip-flop

- Steady-state abstraction: most designers use it when constructing sequential circuits:
  - Memory of system is its state
  - Changes in system state only allowed at specific times controlled by an external periodic signal (the *clock*)
  - Clock period is elapsed time between state changes sufficiently long so that system reaches steady-state before next state change at end of period

9/4/2007	EECS 150, Fa07, Lec 03-fpga	5	9/4/2007	EECS 150, Fa07, Lec 03-fpga	6

#### **Recall: What makes Digital Systems tick?**



# Ø



- The edge of the clock is used to sample the "D" input & send it to "Q" (positive edge triggering).
  - At all other times the output Q is independent of the input D (just stores previously sampled value).
  - The input must be stable for a short time before the clock edge.





#### **Positive Edge-triggered Flip-flop**



#### Outline

- Review
- What are FPGAs?
- Why use FPGAs (a short history lesson).
- Canonical Forms => Programmable Logic
- FPGA variations
- Internal logic blocks.
- Designing with FPGAs.
- Specifics of Xilinx Virtex-E series.

#### Today's reading

- Katz: 9.4 pp 428-447 (especially 9.4.4)
- XILINX Virtex-E FPGA data sheet (first 10 pages)

# Summary: Representation of digital designs



- Physical devices (transistors, relays)
- Switches
- Truth tables
- Boolean algebra
- Gates
- Waveforms
- Finite state behavior
- Register-transfer behavior
- Concurrent abstract specifications
  - 9/4/2007

9/4/2007

EECS 150, Fa07, Lec 03-fpga

14

scope of CS 150

more depth than 61C

focus on building systems

#### **FPGA Overview**

- Basic idea: two-dimensional array of logic blocks and flipflops with a means for the user to configure:
  - 1. the interconnection between the logic blocks,



Simplified version of FPGA internal architecture:

#### Why FPGAs?



- By the early 1980's most of the logic circuits in typical systems where absorbed by a handful of standard large scale integrated circuits (LSI).
  - Microprocessors, bus/IO controllers, system timers, ...
- Every system still had the need for random "glue logic" to help connect the large ICs:
  - generating global control signals (for resets etc.)
  - data formatting (serial to parallel, multiplexing, etc.)
- Systems had a few LSI components and lots of small low density SSI (small scale IC) and MSI (medium scale IC) components.



9/4/2007

17

#### Why FPGAs?

- · Custom ICs sometimes designed to replace the large amount of glue logic:
  - reduced system complexity and manufacturing cost, improved performance.
  - However, custom ICs are very expensive to develop, and delay introduction of product to market (time to market) because of increased design time.
- Note: need to worry about two kinds of costs:
  - 1. cost of development, sometimes called non-recurring engineering (NRE)
  - 2. cost of manufacture
  - A tradeoff usually exists between NRE cost and manufacturing costs



#### Why FPGAs?

- Custom IC approach viable for products that are ...
  - very high volume (where NRE could be amortized),
  - not time-to-market sensitive.
- FPGAs introduced as an alternative to custom ICs for implementing glue logic:
  - improved density relative to discrete SSI/MSI components (within around 10x of custom ICs)
  - with the aid of computer aided design (CAD) tools circuits could be implemented in a short amount of time (no physical layout process, no mask making, no IC manufacturing), relative to ASICs.
    - » lowers NREs
    - » shortens TTM
- Because of Moore's law the density (gates/area) of FPGAs • continued to grow through the 80's and 90's to the point where major data processing functions can be implemented on a single FPGA.

#### **Programmable Logic**

- Regular logic
  - Programmable Logic Arrays
  - Multiplexers/Decoders
  - ROMs
- Field Programmable Gate Arrays
  - Xilinx Vertex



'Random Logic' Full Custom Design



#### **Canonical Forms**



- Truth table is the unique signature of a Boolean function
- Many alternative gate realizations may have the same truth table
- Canonical forms
  - Standard forms for a Boolean expression
  - Provides a unique algebraic signature

#### **Sum-of-Products Canonical Forms**

- Also known as disjunctive normal form
- Also known as minterm expansion



#### Sum-of-Products Canonical Form (cont'd)

- Product term (or minterm)
  - ANDed product of literals input combination for which output is true
  - Each variable appears exactly once, in true or inverted form (but not both)

Α	В	С	minterms	F in canonical form:
0	0	0	A'B'C' m0	$F(A, B, C) = \Sigma m(1, 3, 5, 6, 7)$
0	0	1	A'B'C m1	$= m_1 + m_3 + m_3 + m_7 + m_7$
0	1	0	A'BC' m2	= A B C + A B C + AB C + AB C + AB C
0	1	1	A'BC m3	canonical form + minimal form
1	0	0	AB'C' m4	E(A D C) = $A'D'C + A'DC + AD'C + ADC + ADC'$
1	0	1	AB'C m5	= (A'D' + A'D + AD' + AD' + AD')
1	1	0	ABC' m6	= ((A' + A)(D' + D))(C + AD(C'))
1	1	1	ABC m7	= ((A + A)(B + B))(C + ABC) $= C + ABC'$
				= ABC' + C
s m	hort: Ninte	-hand rms c	/ l notation for of 3 variables	= AB + C

#### **Product-of-Sums Canonical Form**

- · Also known as conjunctive normal form
- Also known as maxterm expansion



EECS 150, Fa07, Lec 03-fpga

#### **Product-of-Sums Canonical Form** (cont'd)

- Sum term (or maxterm)
  - ORed sum of literals input combination for which output is false
  - Each variable appears exactly once, in true or inverted form (but not both)

4	R	C	maxterms		F in canonical form:
<u>~</u>	D	<u> </u>	muxierms		$F(A, B, C) = \prod M(0, 2, 4)$
0	0	0	A+B+C	MO	- 40 - 42 - 44
0	0	1	A+B+C'	M1	$= MU \cdot M2 \cdot M4$
0	1	0	A+B'+C	M2	= (A + B + C)(A + B' + C)(A' + B + C)
0	1	1	A+B'+C'	M3	cononical form + minimal form
1	0	0	A'+B+C	M4	
1	0	1	A'+B+C'	M5	F(A, B, C) = (A + B + C) (A + B' + C) (A' + B + C)
1	1	0	A'+B'+C	M6	= (A + B + C)(A + B + C)
1	1	1	A'+B'+C'	, M7	$(A + B + C)(A^{*} + B + C)$ = $(A + C)(B + C)$
					- (A + C) (B + C)
5	short	-hanc	I notation fo	r	
- r	naxte	rms	OT 3 VARIADIA	5	

9/4/2007

EECS 150, Fa07, Lec 03-fpga

25

#### S-o-P, P-o-S, and deMorgan's Theorem

- Sum-of-products
  - F' = A'B'C' + A'BC' + AB'C'
- Apply de Morgan's
  - (F')' = (A'B'C' + A'BC' + AB'C')'
  - -F = (A + B + C) (A + B' + C) (A' + B + C)
- Product-of-sums
  - -F' = (A + B + C') (A + B' + C') (A' + B + C') (A' + B' + C) (A' + B' + C')
- Apply de Morgan's
  - (F')' = ( (A + B + C')(A + B' + C')(A' + B + C')(A' + B' + C)(A' + B' + C') )'
  - F = A'B'C + A'BC + AB'C + ABC' + ABC

```
9/4/2007
```

EECS 150, Fa07, Lec 03-fpga

26

#### Four Alternative Two-level Implementations of F = AB + C



#### Waveforms for the Four Alternatives

- · Waveforms are essentially identical
  - Except for timing hazards (glitches)
  - Delays almost identical (modeled as a delay per level, not type of gate or number of inputs to gate)



#### **Mapping Between Canonical Forms**



- Minterm to maxterm conversion
  - Use maxterms whose indices do not appear in minterm expansion
  - e.g., F(A,B,C) =  $\Sigma$ m(1,3,5,6,7) =  $\Pi$ M(0,2,4)
- Maxterm to minterm conversion
  - Use minterms whose indices do not appear in maxterm expansion
  - e.g., F(A,B,C) =  $\Pi M(0,2,4) = \Sigma m(1,3,5,6,7)$
- Minterm expansion of F to minterm expansion of F'
  - Use minterms whose indices do not appear
  - e.g., F(A,B,C) =  $\Sigma m(1,3,5,6,7)$  $F'(A,B,C) = \Sigma m(0,2,4)$
- Maxterm expansion of F to maxterm expansion of F'
  - Use maxterms whose indices do not appear

 $- e.g., F(A,B,C) = \Pi M(0,2,4)$ 

9/4/2007

EECS 150, Fa07, Lec 03-fpga

 $F'(A,B,C) = \Pi M(1,3,5,6,7)$ 

#### Notation for Incompletely Specified **Functions**



29

- Don't cares and canonical forms
  - So far, only represented on-set
  - Also represent don't-care-set
  - Need two of the three sets (on-set, off-set, dc-set)
- Canonical representations of the BCD increment by 1 function:
  - -Z = m0 + m2 + m4 + m6 + m8 + d10 + d11 + d12 + d13 + d14 + d15
  - $-Z = \Sigma [m(0,2,4,6,8) + d(10,11,12,13,14,15)]$
  - $-Z = M1 \cdot M3 \cdot M5 \cdot M7 \cdot M9 \cdot D10 \cdot D11 \cdot D12 \cdot D13 \cdot D14 \cdot D15$
  - $-Z = \Pi [M(1,3,5,7,9) \cdot D(10,11,12,13,14,15)]$

#### **Incompletely Specified Functions**

• Example: binary coded decimal increment by 1 BCD digits encode decimal digits 0 – 9 in bit patterns 0000 – 1001



#### Simplification of Two-level **Combinational Logic**

- Finding a minimal sum of products or product of sums realization
  - Exploit don't care information in the process
- Algebraic simplification
  - Not an algorithmic/systematic procedure
  - How do you know when the minimum realization has been found?
- Computer-aided design tools
  - Precise solutions require very long computation times, especially for functions with many inputs (> 10)
  - Heuristic methods employed "educated guesses" to reduce amount of computation and yield good if not best solutions
- Hand methods still relevant
  - Understand automatic tools and their strengths and weaknesses
  - Ability to check results (on small examples)



#### Programmable Logic Arrays (PLAs)



- Pre-fabricated building block of many AND/OR gates
  - Actually NOR or NAND
  - "Personalized" by making or breaking connections among gates
  - Programmable array block diagram for sum of products form



#### **Before Programming**

- All possible connections available before "programming"
  - In reality, all AND and OR gates are NANDs



Enabling Concept

example:

Shared product terms among outputs

FO = A + B'C'

F1 = AC' + AB

F2 = B'C' + AB

			F3	= B'	C +	A		
	pers	onali	ty ma	trix				input side: 1 = uncomplemented in term 0 = complemented in term
product	inp	uts		out	puts			– = does not participate
term	A	В	С	FO	F1	F2	F3	
AB	1	1	-	0	1	1	0 🔍	output side:
B'C	-	0	1	0	0	0	1	1 = term connected to output
AC'	1	_	0	0	1	0	0	0 = no connection to output
B'C'	-	0	0	1	0	1	0	
А	1	-	-	1	0	0	1 +	reuse or terms
9/4/2007					EEC	S 150.	Fa07, Lec (	) <b>3-fpga</b> 34



- Unwanted connections are "blown"
  - Fuse (normally connected, break unwanted ones)
  - Anti-fuse (normally disconnected, make wanted connections)



9/4/2007

#### Announcements



- Homework #1 due Friday 2pm. (#2 out thurs)
- Please do the reading (the earlier the better).
- Attend discussions!
  - Held this week. Propose Fridays 11-12 and 1-2, Take vote
- Homework is an important part of the class:
  - It goes beyond what is covered in class.
  - High correlation to exam questions.
  - Work on it seriously.
  - We'll try to post it early.
  - Discussion is a good place to get hints about homework.
- Unlike some of our lower division classes we will not necessarily tell you everything you need to know. Some of it will come from readings and homework.

9/4/2007	EECS 150, Fa07, Lec 03-fpga	37	9/4/2007

## **FPGA Variations**

- Families of FPGA's differ in:
  - physical means of implementing user programmability,
  - arrangement of interconnection wires, and
     Anti-fuse based (ex: Actel)
  - the basic functionality of the logic blocks.
- Most significant difference is in the method for providing flexible blocks and connections:





temporary high voltage creates permanent short

- + Non-volatile, relatively small
- fixed (non-reprogrammable)

#### Why FPGAs?

- Much more general form of programmable logic
- FPGAs continue to compete with custom ICs for special processing functions (and glue logic) but now also compete with microprocessors in dedicated and embedded applications.
  - Performance advantage over microprocessors because circuits can be customized for the task at hand. Microprocessors must provide special functions in software (many cycles).

Sumn	nary:		Unit	
	performance	NREs	cost	TTM
_ <b>≜</b>	ASIC	ASIC	FPGA	ASIC
	FPGA	FPGA	MICRO	FPGA
I	MICRO	MICRO	ASIC	MICRO

#### ASIC = custom IC, MICRO = microprocessor + SW

)7

EECS 150, Fa07, Lec 03-fpga

#### **User Programmability**

• Latch-based (Xilinx, Altera, ...)



- volatile
- relatively large.

- Latches are used to:
  - 1. make or break cross-point connections in the interconnect
  - 2. define the function of the logic blocks
  - 3. set user options:
    - » within the logic blocks
    - » in the input/output blocks
    - » global reset/clock
- "Configuration bit stream" can be loaded under user control:
  - All latches are strung together in a shift chain:

9/4/2007





#### **Recall: Multiplexer/Demultiplexer**



→Z

47

- Multiplexer: route one of many inputs to a single output
- *Demultiplexer:* route single input to one of many outputs



#### Multiplexers/Selectors: to implement logic

- 2:1 mux: Z = A' I0 + A I1
- 4:1 mux: Z = A' B' I0 + A' B I1 + A B' I2 + A B I3
- 8:1 mux: Z = A'B'C'I0 + A'B'CI1 + A'BC'I2 + A'BCI3 + AB'C'I4 + AB'CI5 + ABC'I6 + ABCI7
- In general,  $Z = \sum_{k=0}^{2} (m_k l_k)$ 
  - in minterm shorthand form for a 2<sup>n</sup>:1 Mux



#### Multiplexers/Selectors – a logical function

- Multiplexers/Selectors: general concept
  - 2<sup>n</sup> data inputs, n control inputs (called "selects"), 1 output
  - Used to connect  $2^{n}\ points$  to a single point
  - Control signal pattern forms binary index of input connected to output



#### **Cascading Multiplexers**

 Large multiplexers implemented by cascading smaller ones





control signal A chooses which of the upper or lower mux's output to gate to Z

10 8:1 2:1 11 mux mux 12 2:1 13 mux 4:1 mux 14 2:1 15 mux 16 2:1 17 mux A B C 48

alternative

implementation

9/4/2007

#### Multiplexers as Lookup Tables (LUTs)



- 2<sup>n</sup>:1 multiplexer implements any function of n • variables
  - With the variables used as control inputs and
  - Data inputs tied to 0 or 1
  - In essence, a lookup table
- Example: •
  - F(A,B,C) = m0 + m2 + m6 + m7= A'B'C' + A'BC' + ABC' + ABC= A'B'(C') + A'B(C') + AB'(0) + AB(1)



Example: 4-lut

9/4/2007



#### LUT as general logic gate

INPUTS • An n-lut as a direct implementation of a function 0000 F(0.0.0.0) <--- store in 1st latch F(0,0,0,1) - store in 2nd latch truth-table. 0001 0010 F(0,0,1,0) <--- Each latch location holds the 0011 F(0,0,1,1) <--value of the function 0011 corresponding to one input 0100 . combination. • 0101 Example: 2-lut . 0110 INPUTS AND OR 0111 00 0 0 1000 01 0 1 1001 10 0 1010 11 | 1 1011 1100 Implements any function of 2 inputs. 1101 1110 How many of these are there? 1111 How many functions of n inputs? 9/4/2007 EECS 150, Fa07, Lec 03-fpga 51

#### Multiplexers as LUTs (cont'd)

- 2<sup>n-1</sup>:1 mux can implement any function of n variables
  - With n-1 variables used as control inputs and
  - Data inputs tied to the last variable or its complement

В С

1

1

0

1 0

0

1 1

EECS 150, Fa07, Lec 03-fpga

C'

0

1 C'

1

- Example:
  - F(A,B,C) = m0 + m2 + m6 + m7= A'B'C' + A'BC' + ABC' + ABC = A'B'(C') + A'B(C') + AB'(0) + AB(1)

0 0 0

0 0 1 0

0

0

1 0 0 0

1 0 1 0

F





#### **4-LUT Implementation**



- inputs choose one of 2<sup>n</sup> memory
- memory locations (latches) are normally loaded with values from user's configuration bit stream.
- Inputs to mux control are the CLB
- Result is a general purpose
  - n-LUT can implement any function



#### **FPGA Generic Design Flow**



# Example Partition, Placement, and Route



Circuit combinational logic must be "covered" by 4-input 1-output "gates".

Flip-flops from circuit must map to FPGA flip-flops. (Best to preserve "closeness" to CL to minimize wiring.)

Placement in general attempts to minimize wiring. 9/4/2007 EECS 150, Fa07, Lec 03-fpga

54

## Xilinx Virtex-E Floorplan



#### Virtex-E Configurable Logic Block (CLB)

CLB = 4 logic cells (LC) in two slices

LC: 4-input function generator, carry logic, storage ele't 80 x 120 CLB array on 2000E



#### **Details of Virtex-E Slice**



# **Combinational outputs**

5 and 6 input functions

• arithmetic along row

57

## Xilinx FPGAs (interconnect detail)



9/4/2007

## Virtex-E Input/Output block (IOB) detail



#### **Virtex-E Family of Parts**

#### Table 1: Virtex-E Field-Programmable Gate Array Family Members

Device	System Gates	Logic Gates	CLB Array	Logic Cells	Differential I/O Pairs	User I/O	BlockRAM Bits	Distributed RAM Bits
XCV50E	71,693	20,736	16 x 24	1,728	83	176	65,536	24,576
XCV100E	128,236	32,400	20 x 30	2,700	83	196	81,920	38,400
XCV200E	306,393	63,504	28 x 42	5,292	119	284	114,688	75,264
XCV300E	411,955	82,944	32 x 48	6,912	137	316	131,072	98,304
XCV400E	569,952	129,600	40 x 60	10,800	183	404	163,840	153,600
XCV600E	985,882	186,624	48 x 72	15,552	247	512	294,912	221,184
XCV1000E	1,569,178	331,776	64 x 96	27,648	281	660	393,216	393,216
XCV1600E	2,188,742	419,904	72 x 108	34,992	344	724	589,824	497,664
XCV2000E	2,541,952	518,400	80 x 120	43,200	344	804	655,360	614,400
XCV2600E	3,263,755	685,584	92 x 138	57,132	344	804	753,664	812,544
XCV3200E	4,074,387	876,096	104 x 156	73,008	344	804	851,968	1,038,336

#### **Xilinx FPGAs**



- How they differ from idealized array:
  - In addition to their use as general logic "gates", LUTs can alternatively be used as general purpose RAM.
    - » Each 4-lut can become a 16x1-bit RAM array.
  - Special circuitry to speed up "ripple carry" in adders and counters.
    - » Therefore adders assembled by the CAD tools operate much faster than adders built from gates and luts alone.
  - Many more wires, including tri-state capabilities.

#### Summary

- Logic design process influenced by available technology AND economic drivers
  - Volume, Time to Market, Costs, Power
- Fundamental understanding of digital design techniques carry over
  - Specifics on design trade-offs and implementation differ
- FPGA offer a valuable new sweet spot
  - Low TTM, medium cost, tremendous flexibility
- Fundamentally tied to powerful CAD tools
- Build everything (simple or complex) from one set of building blocks
  - LUTs + FF + routing + storage + IOs

9/4/2007	EECS 150, Fa07, Lec 03-fpga	61	9/4/2007	EECS 150, Fa07, Lec 03-fpga	62

