## EECS 150 - Components and Design

Techniques for Digital Systems
Lec 03 - Field Programmable Gate Arrays 9-4-07

## David Culler

Electrical Engineering and Computer Sciences
University of California, Berkeley
http://www.eecs.berkeley.edu/~culler
http://inst.eecs.berkeley.edu/~cs150

- Building blocks of computer systems
- ICs (Chips), PCBs, Chassis, Cables \& Connectors
- CMOS Transistors
- Voltage controlled switches
- Complementary forms (nmos, pmos)
- Logic gates from CMOS transistors
- Logic gates implement particular boolean functions » $N$ inputs, 1 output
- Serial and parallel switches
- Dual structure
- P-type "pull up" transmit 1
- N-type
- Complex gates: mux
- Synchronous Sequential Elements [ today]
- D FlipFlops


## Question from Thurs

Transmission Gate

- Transmission gates are the way to build "switches" in CMOS.
- Both transistor types are needed:
- nFET to pass zeros.

The transmission gate is bi-directional (unlike logic gates and tri-state buffers).

- Functionally it is similar to the tri-state buffer, but do Together they go
not connect to Vdd and GND, so must be combined



## Combinational vs. Sequential Digital Circuits

- Simple model of a digital system is a unit with inputs and outputs:

- Combinational means "memory-less"
- Digital circuit is combinational if its output values only depend on its inputs


## Sequential logic

## - Sequential systems

- Exhibit behaviors (output values) that depend on current as well as previous inputs
- All real circuits are sequential
- Outputs do not change instantaneously after an input change
- Why not, and why is it then sequential?
- Fundamental abstraction of digital design is to reason (mostly) about steady-state behaviors
- Examine outputs only after sufficient time has elapsed for the system to make its required changes and settle down


## Synchronous sequential digital

 systems- Combinational circuit outputs depend only on current inputs
- After sufficient time has elapsed
- Sequential circuits have memory
- Even after waiting for transient activity to finish
- Steady-state abstraction: most designers use it when constructing sequential circuits:
- Memory of system is its state
- Changes in system state only allowed at specific times controlled by an external periodic signal (the clock)
- Clock period is elapsed time between state changes sufficiently long so that system reaches steady-state before next state change at end of period

Recall: What makes Digital Systems tick?


D-type edge-triggered flip-flop


- The edge of the clock is used to sample the " $D$ " input \& send it to "Q" (positive edge triggering).
- At all other times the output $Q$ is independent of the input $D$ (just stores previously sampled value).
- The input must be stable for a short time before the clock edge.



## D-type edge-triggered flip-flop



- The edge of the clock is used to sample the "D" input \& send it to "Q" (positive edge triggering).
- At all other times the output $Q$ is independent of the input $D$ (just stores previously sampled value).
- The input must be stable for a short time before the clock edge.



## Parallel to Serial Converter Example



- Operation:
- cycle 1: load $x$, output $x_{0}$
- cycle i: output $x_{i}$


10

## Parallel to Serial Converter Example



- timing:


Transistor-level Logic Circuits - Latch

- Positive Level-sensitive latch




D FlipFlop

## Positive Edge-triggered Flip-flop


clk


- When clk low, left latch acts as feedthrough, and Q is stored value of right latch.
- When clk high left latch stores values and right latch acts as feedthrough.


Summary: Representation of digital designs

- Physical devices (transistors, relays)
- Switches
- Truth tables
- Boolean algebra
- Gates
more depth than 61C
- Waveforms
focus on building systems
- Finite state behavior
- Register-transfer behavior
- Concurrent abstract specifications


## Outline

- Review
- What are FPGAs?
- Why use FPGAs (a short history lesson).
- Canonical Forms => Programmable Logic
- FPGA variations
- Internal logic blocks.
- Designing with FPGAs.
- Specifics of Xilinx Virtex-E series.

Today's reading

- Katz: 9.4 pp 428-447 (especially 9.4.4)
- XILINX Virtex-E FPGA data sheet (first 10 pages)


## FPGA Overview

- Basic idea: two-dimensional array of logic blocks and flipflops with a means for the user to configure:

1. the interconnection between the logic blocks,
2. the function of each block.


Simplified version of FPGA internal architecture:

## Why FPGAs?

- By the early 1980's most of the logic circuits in typical systems where absorbed by a handful of standard large scale integrated circuits (LSI).
- Microprocessors, bus/IO controllers, system timers, ...
- Every system still had the need for random "glue logic" to help connect the large ICs:
- generating global control signals (for resets etc.)
- data formatting (serial to parallel, multiplexing, etc.)
- Systems had a few LSI components and lots of small low density SSI (small scale IC) and MSI (medium scale IC) components.

- Custom ICs sometimes designed to replace the large amount of glue logic:
- reduced system complexity and manufacturing cost, improved performance.
- However, custom ICs are very expensive to develop, and delay introduction of product to market (time to market) because of increased design time.
- Note: need to worry about two kinds of costs:

1. cost of development, sometimes called non-recurring engineering (NRE)
2. cost of manufacture

- A tradeoff usually exists between NRE cost and manufacturing costs


18

## Why FPGAs?

- Custom IC approach viable for products that are ...
- very high volume (where NRE could be amortized),
- not time-to-market sensitive
- FPGAs introduced as an alternative to custom ICs for implementing glue logic:
- improved density relative to discrete SSI/MSI components (within around 10x of custom ICs)
- with the aid of computer aided design (CAD) tools circuits could be implemented in a short amount of time (no physical layout process, no mask making, no IC manufacturing), relative to ASICs.
» lowers NREs
» shortens TTM
- Because of Moore's law the density (gates/area) of FPGAs continued to grow through the 80's and 90's to the point where major data processing functions can be implemented on a single FPGA.


## Programmable Logic

- Regular logic
- Programmable Logic Arrays
- Multiplexers/Decoders
- ROMs
- Field Programmable Gate Arrays
- Xilinx Vertex

"Random Logic"
Full Custom Design

"Regular Logic" Structured Design


## Canonical Forms

- Truth table is the unique signature of a Boolean function
- Many alternative gate realizations may have the same truth table
- Canonical forms
- Standard forms for a Boolean expression
- Provides a unique algebraic signature


## Sum-of-Products Canonical Forms

- Also known as disjunctive normal form
- Also known as minterm expansion


9/4/2007

## Sum-of-Products Canonical Form (cont'd)

## - Product term (or minterm)

- ANDed product of literals - input combination for which output is true
- Each variable appears exactly once, in true or inverted form (but not both)

| A | B | $C$ | minterms |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $A^{\prime} B^{\prime} C^{\prime} \mathrm{mO}$ |
| 0 | 0 | 1 | $A^{\prime} B^{\prime} C \mathrm{~m} 1$ |
| 0 | 1 | 0 | $A^{\prime} B C^{\prime} \mathrm{m} 2$ |
| 0 | 1 | 1 | $A^{\prime} B C \mathrm{~m} 3$ |
| 1 | 0 | 0 | $A B^{\prime} C^{\prime} \mathrm{m} 4$ |
| 1 | 0 | 1 | $A B^{\prime} C \mathrm{~m} 5$ |
| 1 | 1 | 0 | $A B C^{\prime} \mathrm{m} 6$ |
| 1 | 1 | 1 | ABC m7 |

short-hand notation for minterms of 3 variables
$F$ in canonical form

$$
\begin{aligned}
F(A, B, C) & =\Sigma m(1,3,5,6,7) \\
& =m 1+m 3+m 5+m 6+m 7 \\
& =A^{\prime} B^{\prime} C+A^{\prime} B C+A B^{\prime} C+A B C^{\prime}+A B C \\
\text { canonical form } & \neq \text { minimal form } \\
F(A, B, C) & =A^{\prime} B^{\prime} C+A^{\prime} B C+A B^{\prime} C+A B C+A B C^{\prime} \\
& =\left(A^{\prime} B^{\prime}+A^{\prime} B+A B^{\prime}+A B\right) C+A B C^{\prime} \\
& =\left(\left(A^{\prime}+A\right)\left(B^{\prime}+B\right)\right) C+A B C^{\prime} \\
& =C+A B C^{\prime} \\
& =A B C^{\prime}+C \\
& =A B+C
\end{aligned}
$$

## Product-of-Sums Canonical Form

- Also known as conjunctive normal form
- Also known as maxterm expansion



## Product-of-Sums Canonical Form (cont'd)

- Sum term (or maxterm)
- ORed sum of literals - input combination for which output is false
- Each variable appears exactly once, in true or inverted form (but not both)

| $A$ | $B$ | $C$ | maxterms |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $A+B+C$ | $M 0$ |
| 0 | 0 | 1 | $A+B+C^{\prime}$ | $M 1$ |
| 0 | 1 | 0 | $A+B^{\prime}+C$ | $M 2$ |
| 0 | 1 | 1 | $A+B^{\prime}+C^{\prime}$ | $M 3$ |
| 1 | 0 | 0 | $A^{\prime}+B+C$ | $M 4$ |
| 1 | 0 | 1 | $A^{\prime}+B+C^{\prime}$ | $M 5$ |
| 1 | 1 | 0 | $A^{\prime}+B^{\prime}+C$ | $M 6$ |
| 1 | 1 | 1 | $A^{\prime}+B^{\prime}+C^{\prime}$ | $M 7$ |

short-hand notation for $\underset{9 / 4 / 2007}{\operatorname{maxterms}}$ of 3 variables
$F$ in canonical form
$F(A, B, C)=\Pi M(0,2,4)$
$=M 0 \cdot M 2 \cdot M 4$
$=(A+B+C)\left(A+B^{\prime}+C\right)\left(A^{\prime}+B+C\right)$
canonical form $\neq$ minimal form
$F(A, B, C)=(A+B+C)\left(A+B^{\prime}+C\right)\left(A^{\prime}+B+C\right)$
$=(A+B+C)\left(A+B^{\prime}+C\right)$
$(A+B+C)\left(A^{\prime}+B+C\right)$
$=(A+C)(B+C)$

## S-o-P, P-o-S, and deMorgan's Theorem

- Sum-of-products
- $\mathrm{F}^{\prime}=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime}+A^{\prime} C^{\prime}$
- Apply de Morgan's
- (F') = (A'B'C' + A'BC' + AB'C')'
$-\mathrm{F}=(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}+\mathrm{B}^{\prime}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}+\mathrm{C}\right)$
- Product-of-sums

$$
-F^{\prime}=\left(A+B+C^{\prime}\right)\left(A+B^{\prime}+C^{\prime}\right)\left(A^{\prime}+B+C^{\prime}\right)\left(A^{\prime}+B^{\prime}+C\right)\left(A^{\prime}+B^{\prime}+C^{\prime}\right)
$$

- Apply de Morgan's
$-\left(F^{\prime}\right){ }^{\prime}=\left(\left(A+B+C^{\prime}\right)\left(A+B^{\prime}+C^{\prime}\right)\left(A^{\prime}+B+C^{\prime}\right)\left(A^{\prime}+B^{\prime}+C\right)\left(A^{\prime}+B^{\prime}+C^{\prime}\right)\right)^{\prime}$
$-F=A^{\prime} B^{\prime} C+A^{\prime} B C+A B^{\prime} C+A B C '+A B C$

9/4/2007

## Waveforms for the Four Alternatives

## - Waveforms are essentially identical

- Except for timing hazards (glitches)
- Delays almost identical (modeled as a delay per level, not type of gate or number of inputs to gate)



## Mapping Between Canonical Forms

- Minterm to maxterm conversion
- Use maxterms whose indices do not appear in minterm expansion
- e.g., $F(A, B, C)=\Sigma m(1,3,5,6,7)=\Pi M(0,2,4)$
- Maxterm to minterm conversion
- Use minterms whose indices do not appear in maxterm expansion
- e.g., $F(A, B, C)=\Pi M(0,2,4)=\Sigma m(1,3,5,6,7)$
- Minterm expansion of $F$ to minterm expansion of $F^{\prime}$
- Use minterms whose indices do not appear
- e.g., $F(A, B, C)=\Sigma m(1,3,5,6,7) \quad F^{\prime}(A, B, C)=\Sigma m(0,2,4)$
- Maxterm expansion of $F$ to maxterm expansion of $F^{\prime}$
- Use maxterms whose indices do not appear
- e.g., $F(A, B, C)=\Pi M(0,2,4) \quad F^{\prime}(A, B, C)=\Pi M(1,3,5,6,7)$

9/4/2007
EECS 150, Fa07, Lec 03-fpga

- Example: binary coded decimal increment by 1
- BCD digits encode decimal digits $0-9$ in bit patterns 0000-1001


9/4/2007

## Notation for Incompletely Specified Functions

- Don't cares and canonical forms
- So far, only represented on-set
- Also represent don't-care-set
- Need two of the three sets (on-set, off-set, dc-set)
- Canonical representations of the BCD increment by 1 function:

$$
\begin{aligned}
& -Z=m 0+m 2+m 4+m 6+m 8+d 10+d 11+d 12+d 13+d 14+d 15 \\
& -Z=\Sigma[m(0,2,4,6,8)+d(10,11,12,13,14,15)] \\
& -Z=M 1 \cdot M 3 \cdot M 5 \cdot M 7 \cdot M 9 \cdot D 10 \cdot D 11 \cdot D 12 \cdot D 13 \cdot D 14 \cdot D 15 \\
& -Z=\Pi[M(1,3,5,7,9) \cdot D(10,11,12,13,14,15)]
\end{aligned}
$$

## Simplification of Two-level Combinational Logic

- Finding a minimal sum of products or product of sums realization
- Exploit don't care information in the process
- Algebraic simplification
- Not an algorithmic/systematic procedure
- How do you know when the minimum realization has been found?
- Computer-aided design tools
- Precise solutions require very long computation times, especially for functions with many inputs (>10)
- Heuristic methods employed - "educated guesses" to reduce amount of computation and yield good if not best solutions
- Hand methods still relevant
- Understand automatic tools and their strengths and weaknesses
- Ability to check results (on small examples)


## Programmable Logic Arrays (PLAs)

- Pre-fabricated building block of many AND/OR gates
- Actually NOR or NAND
- "Personalized" by making or breaking connections among gates
- Programmable array block diagram for sum of products form


## Enabling Concept

- Shared product terms among outputs

$$
\begin{array}{ll} 
& F 0=A+B^{\prime} C^{\prime} \\
\text { example: } & F 1=A C^{\prime}+A B \\
& F 2=B^{\prime} C^{\prime}+A B \\
& F 3=B^{\prime} C+A
\end{array}
$$



## Before Programming

- All possible connections available before "programming"
- In reality, all AND and OR gates are NANDs



## After Programming

- Unwanted connections are "blown"
- Fuse (normally connected, break unwanted ones)
- Anti-fuse (normally disconnected, make wanted connections)



## Announcements

- Homework \#1 due Friday 2pm. (\#2 out thurs)
- Please do the reading (the earlier the better).
- Attend discussions!
- Held this week. Propose Fridays 11-12 and 1-2, Take vote
- Homework is an important part of the class:
- It goes beyond what is covered in class.
- High correlation to exam questions.
- Work on it seriously.
- We'll try to post it early.
- Discussion is a good place to get hints about homework.
- Unlike some of our lower division classes we will not necessarily tell you everything you need to know. Some of it will come from readings and homework.
- Much more general form of programmable logic
- FPGAs continue to compete with custom ICs for special processing functions (and glue logic) but now also compete with microprocessors in dedicated and embedded applications.
- Performance advantage over microprocessors because circuits can be customized for the task at hand. Microprocessors must provide special functions in software (many cycles).
- Summary:

Unit

| performance | NREs | cost | TTM |
| :---: | :---: | :---: | :---: |
| ASIC | ASIC | FPGA | ASIC |
| FPGA | FPGA | MICRO | FPGA |
| MICRO | MICRO | ASIC | MICRO |

ASIC = custom IC, MICRO = microprocessor + SW
9/4/2007
EECS 150, Fa07, Lec 03-fpga

## FPGA Variations

- Families of FPGA's differ in:
- physical means of implementing user programmability,
- arrangement of interconnection - Anti-fuse based (ex: Actel) wires, and
- the basic functionality of the logic blocks.
- Most significant difference is in the method for providing flexible blocks and connections:

+ Non-volatile, relatively small
- fixed (non-reprogrammable)


## User Programmability

- Latch-based (Xilinx, Altera, ...)

- Latches are used to:

1. make or break cross-point connections in the interconnect
2. define the function of the logic blocks
3. set user options:
» within the logic blocks
» in the input/output blocks
» global reset/clock

- "Configuration bit stream" can be loaded under user control:
- All latches are strung together in a shift chain:


## Idealized FPGA Logic Block



- 4-input look up table (LUT)
- implements combinational logic functions
- Register
- optionally stores output of LUT

Boolean Functions: 1 variable

| $\mathbf{A}$ | False | $\mathbf{A}$ | $\overline{\mathbf{A}}$ | $\mathbf{A}$ | $\mathbf{A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 |  |  |
| 1 | 0 |  | 1 | 0 |  |


| A | False | A | A | True |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |

- What are the possible boolean functions of two variable?
9/4/2007
EECS 150, Fa07, Lec 03-fpga

Interactive Quiz: Boolean Functions of 2 variables?

| $\mathbf{A}$ | $\mathbf{B}$ | False ?? | $\overline{\mathbf{A} B}$ | $\overline{\mathbf{A}}$ |  |  |  |  |  | True |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\ldots$ | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\ldots$ | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\ldots$ | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\ldots$ | 1 |

- What are the possible boolean functions of 3, 4 variables?

How could you build a generic boolean logic circuit?


- 1-bit memory to hold boolean value
- Address is vector of boolean input values
- Contents encode a boolean function
- Read out logical value (col) for associated row

Recall: Multiplexer/Demultiplexer
Multiplexers/Selectors - a logical function

- Multiplexers/Selectors: general concept
$-2^{n}$ data inputs, $n$ control inputs (called "selects"), 1 output
- Used to connect $2^{n}$ points to a single point
- Control signal pattern forms binary index of input connected to output

multiplexer

demultiplexer

$4 \times 4$ switch

Multiplexers/Selectors: to implement logic

- 2:1 mux: $Z=A^{\prime} 10+A \mid 1$
- 4:1 mux: $Z=A^{\prime} B^{\prime} 10+A^{\prime} B 11+A B C 12+A B I 3$
- 8:1 mux: $Z=A^{\prime} B^{\prime} C^{\prime} 10$ + $A^{\prime} B^{\prime} C l 1$ + A'BC'I2 + A'BCl3 + $A B^{\prime} C^{\prime} 14+A B^{\prime} C I 5+A B C ' 16+A B C I 7$
- In general, $\mathbf{Z}=\sum_{k=0}^{2^{2}-1}\left(m_{k} I_{k}\right)$
- in minterm shorthand form for a $2^{\mathrm{n}}: 1$ Mux



## Cascading Multiplexers

- Large multiplexers implemented by cascading smaller ones

control signals $B$ and $C$ simultaneously choose one of $I 0, I 1, I 2, I 3$ and one of $I 4, I 5, I 6, I 7$
control signal $A$ chooses which of the upper or lower mux's output to gate to $Z$
alternative



## Multiplexers as LUTs (cont'd)

- $2^{\text {n }}: 1$ multiplexer implements any function of $n$ variables
- With the variables used as control inputs and
- Data inputs tied to 0 or 1
- In essence, a lookup table
- Example:
$-F(A, B, C)=m 0+m 2+m 6+m 7$
$=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B C^{\prime}+A B C '+A B C$
$=A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B^{\prime}\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)$

9/4/2007
EECS 150, Fa07, Lec 03-fpga

- 2n-1:1 mux can implement any function of $\mathbf{n}$ variables
- With n-1 variables used as control inputs and
- Data inputs tied to the last variable or its complement
- Example:
$-F(A, B, C)=m 0+m 2+m 6+m 7$
$=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B C^{\prime}+A B C '+A B C$
$=A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)$

$\longrightarrow$
F


EECS 150, Fa07, Lec 03-fpga


50

## LUT as general logic gate

## 4-LUT Implementation

- An n-lut as a direct truth-table.
- Each latch location holds the value of the function corresponding to one input combination.
Example: 2-lut

| INPUTS |
| :--- |
| 00 |


|  |  |  |  |
| :--- | :--- | :--- | :--- |
| 00 | 0 | 0 |  |
| 01 | 0 | 1 |  |
| 10 | 0 | 1 |  |

Implements any function of 2 inputs.
How many of these are there? How many functions of $n$ inputs?

## FPGA Generic Design Flow

- Design Entry:
- Create your design files using:
" schematic editor or

" hardware description language (Verilog, VHDL)
- Design "implementation" on FPGA:
- Partition, place, and route to create bit-stream file
- Design verification:
- Use Simulator to check function,
- other software determines max clock frequency.
- Load onto FPGA device (cable connects PC to development board)
» check operation at full speed in real environment.


## Example Partition, Placement, and

 Route- Idealized FPGA structure: - Example Circuit:


Circuit combinational logic must be "covered" by 4-input 1-output "gates".
Flip-flops from circuit must map to FPGA flip-flops.
(Best to preserve "closeness" to CL to minimize wiring.)
Placement in general attempts to minimize wiring.

## Xilinx Virtex-E Floorplan



## Virtex-E Configurable Logic Block (CLB)

## CLB = 4 logic cells (LC) in two slices

LC: 4-input function generator, carry logic, storage ele't $80 \times 120$ CLB array on 2000E


## Details of Virtex-E Slice

## Xilinx FPGAs (interconnect detail)




9/4/2007

Virtex-E Input/Output block (IOB) detail

## Virtex-E Family of Parts

Table 1: Virtex-E Field-Programmable Gate Array Family Members
Table 1: Virtex-E Field-Programmable Gate Array Family Members

| Device | System <br> Gates | Logic <br> Gates | CLB <br> Array | Logic <br> Cells | Differential <br> I/O Pairs | User <br> /O | BlockRAM <br> Bits | Distributed <br> RAM Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XCV50E | 71,693 | 20,736 | $16 \times 24$ | 1,728 | 83 | 176 | 65,536 | 24,576 |
| XCV100E | 128,236 | 32,400 | $20 \times 30$ | 2,700 | 83 | 196 | 81,920 | 38,400 |
| XCV200E | 306,393 | 63,504 | $28 \times 42$ | 5,292 | 119 | 284 | 114,688 | 75,264 |
| XCV300E | 411,955 | 82,944 | $32 \times 48$ | 6,912 | 137 | 316 | 131,072 | 98,304 |
| XCV400E | 569,952 | 129,600 | $40 \times 60$ | 10,800 | 183 | 404 | 163,840 | 153,600 |
| XCV600E | 985,882 | 186,624 | $48 \times 72$ | 15,552 | 247 | 512 | 294,912 | 221,184 |
| XCV1000E | $1,569,178$ | 331,776 | $64 \times 96$ | 27,648 | 281 | 660 | 393,216 | 393,216 |
| XCV1600E | $2,188,742$ | 419,904 | $72 \times 108$ | 34,992 | 344 | 724 | 589,824 | 497,664 |
| XCV2000E | $2,541,952$ | 518,400 | $80 \times 120$ | 43,200 | 344 | 804 | 655,360 | 614,400 |
| XCV2600E | $3,263,755$ | 685,584 | $92 \times 138$ | 57,132 | 344 | 804 | 753,664 | 812,544 |
| XCV3200E | $4,074,387$ | 876,096 | $104 \times 156$ | 73,008 | 344 | 804 | 851,968 | $1,038,336$ |

## Xilinx FPGAs

- How they differ from idealized array:
- In addition to their use as general logic "gates", LUTs can alternatively be used as general purpose RAM.
» Each 4-lut can become a 16x1-bit RAM array.
- Special circuitry to speed up "ripple carry" in adders and counters.
» Therefore adders assembled by the CAD tools operate much faster than adders built from gates and luts alone.
- Many more wires, including tri-state capabilities.


## Summary

- Logic design process influenced by available technology AND economic drivers
- Volume, Time to Market, Costs, Power
- Fundamental understanding of digital design techniques carry over
- Specifics on design trade-offs and implementation differ
- FPGA offer a valuable new sweet spot
- Low TTM, medium cost, tremendous flexibility
- Fundamentally tied to powerful CAD tools
- Build everything (simple or complex) from one set of building blocks
- LUTs + FF + routing + storage + IOs

