

EECS 150 - Components and Design Techniques for Digital Systems

Lec 02 – Gates and CMOS Technology 8-30-07

David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~culler http://inst.eecs.berkeley.edu/~cs150

8/30/2007

EECS150-F05 CMOS lec02

Outline

- · Summary of last time
- Overview of Physical Implementations
- Boolean Logic
- CMOS devices
- Combinational Logic
- Announcements/Break
- CMOS transistor circuits
 - basic logic gates
 - tri-state buffers
 - flip-flops

8/30/2007

- » flip-flop timing basics
- » example use
- » circuits

© UC Berkeley

EECS150-F05 CMOS lec02



2

L01 Summary: Digital Design

Given a functional description and performance, cost, & power constraints, come up with an implementation using a set of primitives.

- How do we learn how to do this?
 - 1. Learn about the primitives and how to generate them.
 - 2. Learn about design representation.
 - 3. Learn formal methods to optimally manipulate the representations.
 - 4. Look at design examples.

© UC Berkeley

- 5. Use trial and error CAD tools and prototyping.
- Digital design is in some ways more an art than a science. The creative spirit is critical in combining primitive elements & other components in new ways to achieve a desired function.
- However, unlike art, we have objective measures of a design: performance cost power & Time to Market

3

1

The Boolean Abstraction

Mapping from physical world to binary world



Technology	State 0	State 1
Relay logic	Circuit Open	Circuit Closed
CMÓS logic	0.0-1.0 volts	2.0-3.0 volts
Transistor transistor logic (TTL	.)0.0-0.8 volts	2.0-5.0 volts
Fiber Optics	Light off	Light on
Dynamic RAM	Discharged capacito	rCharged capacitor
Nonvolatile memory (erasable)	Trapped electrons	No trapped electrons
Programmable ROM	Fuse blown	Fuse intact
Bubble memory	No magnetic bubble	Bubble present
Magnetic disk	No flux reversal	Flux reversal
Compact disc	No pit	Pit
	·	

Sense the logical value, manipulate in s systematic fashion.

8/30/2007	© UC Berkeley	EECS150-F05 CMOS lec02	5

Logic Functions and Boolean Algebra

 Any logic function that can be expressed as a truth table can be written as an expression in Boolean algebra using the operators: ', +, and •



Possible Logic Functions of Two Variables

- 16 possible functions of 2 input variables:
 - 2**(2**n) functions of n inputs



Ø

Minimal set of functions

- Implement any logic functions from NOT, NOR, and NAND?
 - For example, implementing X and Y is the same as implementing <u>not</u> (X nand Y)
- Do it with only NOR or only NAND
 - NOT is just a NAND or a NOR with both inputs tied together

Х	Y	X nor Y	Х	Υ	X nand Y
0	0	1	0	0	1
1	1	0	1	1	0

- and NAND and NOR are "duals", i.e., easy to implement one using the other
 - $\begin{array}{rcl} X \ \underline{nand} \ Y &\equiv& \underline{not} \ (\ \underline{(not} \ X) \ \underline{nor} \ (\underline{not} \ Y) \) \\ X \ \underline{nor} \ Y &\equiv& \underline{not} \ (\ \underline{(not} \ X) \ \underline{nand} \ (\underline{not} \ Y) \) \end{array}$

Waveform View of Logic Functions

- Just a sideways truth table
 - But note how edges don't line up exactly
 - It takes time for a gate to switch its output!



Proving theorems (perfect induction)

• De Morgan's Law

- complete truth table, exhaustive proof







8/30/2007

					-
х	У	Χ'	У'	(X ⋅ Y)'	X' +
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

From Boolean Expressions to Logic Gates

 More than one way to map expressions to gates

- e.g.,
$$Z = A' \bullet B' \bullet (C + D) = (A' \bullet (\underline{B' \bullet (C + D)}))$$





8/30/2007 © UC Berkeley EECS150-F05 CMOS lec02

10

An algebraic structure

- More on this later · An algebraic structure consists of
 - a set of elements B
 - binary operations { + , }
 - and a unary operation { ' }
 - such that the following axioms hold:

1. set B contains	at least two elements, a, b,	such that a ≠ b
2. closure:	a+b is in B	a∙b is in B
3. commutativity:	a + b = b + a	a • b = b • a
4. associativity:	a + (b + c) = (a + b) + c	a • (b • c) = (a • b) • c
5. identity:	a + 0 = a	a • 1 = a
6. distributivity:	$a + (b \cdot c) = (a + b) \cdot (a + c)$	$\mathbf{a} \bullet (\mathbf{b} + \mathbf{c}) = (\mathbf{a} \bullet \mathbf{b}) + (\mathbf{a} \bullet \mathbf{c})$
7. complementari	ty: a + a' = 1	a • a' = 0

Mapping from physical world to binary world



Technology	State "0"	State "1"
Relay logic	Circuit Open	Circuit Closed
CMÓS logic	0.0-1.0 volts	2.0-3.0 volts
Transistor transistor logic (TTL	.) 0.0-0.8 volts	2.0-5.0 volts
Fiber Optics	Light off	Light on
Dynamic RAM	Discharged capacito	rCharged capacitor
Nonvolatile memory (erasable)	Trapped electrons	No trapped electrons
Programmable ROM	Fuse blown	Fuse intact
Bubble memory	No magnetic bubble	Bubble present
Magnetic disk	No flux reversal	Flux reversal
Compact disc	No pit	Pit

Sense the logical value, manipulate in s systematic fashion.

8/30/2007	© UC Berkeley	EECS150-F05 CMOS lec02	13	8/30/2007	© UC Berkeley	EECS150-F05 CMOS lec02

Integrated Circuits



- Primarily Crystalline Silicon
- 1mm 25mm on a side
- 100 200M transistors
- (25 50M "logic gates")
- 3 10 conductive layers
- 2002 feature size ~ 0.13um = 0.13 x 10⁻⁶ m
- "CMOS" most common complementary metal oxide semiconductor



Package provides:

٠

- spreading of chip-level signal paths to board-level
- heat dissipation.
- Ceramic or plastic with gold wires.

Overview of Physical Implementations

The stuff out of which we make systems.

- Integrated Circuits (ICs)
 - Combinational logic circuits, memory elements, analog interfaces.
- Printed Circuits boards (PCBs)
 - substrate for ICs and interconnection, distribution of CLK, Vdd, and GND signals, heat dissipation.
- Power Supplies
 - Converts line AC voltage to regulated DC low voltage levels.
- Chassis (rack, card case, ...)
 - holds boards, power supply, provides physical interface to user or other systems.
- Connectors and Cables.



14

Printed Circuit Boards



- · fiberglass or ceramic
- 1-20 conductive layers
- 1-20in on a side
- IC packages are soldered down.

Multichip Modules (MCMs)

• Multiple chips directly connected to a substrate. (silicon, ceramic, plastic, fiberglass) without chip packages.

Integrated Circuits



17

 Moore's Law has fueled innovation for the last 3. decades.



- "Number of transistors on a die doubles every 18 months."
- What are the side effects of Moore's law? 8/30/2007

physical implementations

wire changes to "1"):

Recall: Switches: basic element of

· Implementing a simple circuit (arrow shows action if

Integrated Circuits

 Uses for digital IC technology today: standard microprocessors » used in desktop PCs, and embedded applications » simple system design (mostly software development) - memory chips (DRAM, SRAM) - application specific ICs (ASICs) » custom designed to match particular application » can be optimized for low-power, low-cost, high-performance » high-design cost / relatively low manufacturing cost - field programmable logic devices (FPGAs, CPLDs) » customized to particular application after fabrication » short time to market » relatively high part cost - standardized low-density components » still manufactured for compatibility with older system designs EECS150-F05 CMOS lec02 18 8/30/2007 © UC Berkeley **CMOS** Devices MOSFET (Metal Oxide Semiconductor Field Effect Transistor). polysilicon Top View G D S implanted/ diffused regions

Cross Section

The gate acts like a capacitor. A high voltage on the gate attracts charge into the channel. If a voltage exists between the source and drain a current will flow. acts like a switch.



S D nFET pFET In its simplest approximation the device

8/30/2007

 $Z \equiv A$

EECS150-F05 CMOS lec02 © UC Berkelev

19

close switch (if A is "1" or asserted)

open switch (if A is "O" or unasserted)

and turn on light bulb (Z)

and turn off light bulb (Z)

8/30/2007 © UC Berkelev



What's Complementary about CMOS





Building back up to our Boolean Abstraction







8/30/2007 © UC Berkelev

Transistor-level Logic Circuits - NAND Transistor-level Logic Circuits Simple rule for wiring up MOSFETs: NAND gate • Inverter (NOT gate): • nFET is used only to pass logic zero. · pFet is used only to pass logic one. out • For example, NAND gate: out out a b out nand (out, a, b) 0 0 1 Logic Function: 0 1 1 – out = 0 iff both a AND b = 1 1 0 1 therefore out = (ab)'0 1 1 pFET network and nFET Note: This rule is sometimes violated network are duals of one by expert designers under special conditions. another. How about AND gate?

8/30/2007

© UC Berkeley

29



EECS150-F05 CMOS lec02

8/30/2007

© UC Berkeley

Transistor-level Logic Circuits



EECS150-F05 CMOS lec02

Tri-state buffers are used when multiple circuits all connect to a common bus. Only one circuit at a time is allowed to drive the bus. All others "disconnect".

30

Transmission Gate

- Transmission gates are the way to build "switches" in CMOS.
- Both transistor types are needed:
 - nFET to pass zeros.
 - pFET to pass ones.
- The transmission gate is bi-directional (unlike logic gates and tri-state buffers).
- Functionally it is similar to the tri-state buffer, but does not connect to Vdd and GND, so must be combined with logic gates or buffers.



Is it self restoring?

8/30/2007

© UC Berkeley EECS150-F05 CMOS lecu

out

33

Transistor-level Logic Circuits - MUX



Transistor-level Logic Circuits - MUX



Interactive Quiz

- Generate truth table for MUX
- Boolean expression?
- Can you build an inverter out of a MUX?
- How about AND?



© UC Berkelev

35

Combinational vs. Sequential Digital Circuits



 Simple model of a digital system is a unit with inputs and outputs:



Combinational means "memory-less"

- Digital circuit is combinational if its output values only depend on its inputs

EECS150-F05 CMOS lec02 37 8/30/2007 8/30/2007 © UC Berkeley

Sequential logic

- Sequential systems ٠
 - Exhibit behaviors (output values) that depend on current as well as previous inputs
- All real circuits are sequential
 - Outputs do not change instantaneously after an input change
 - Why not, and why is it then sequential?
- Fundamental abstraction of digital design is to reason (mostly) about steady-state behaviors
 - Examine outputs only after sufficient time has elapsed for the system to make its required changes and settle down



Synchronous sequential digital systems

- Combinational circuit outputs depend only on current inputs
 - After sufficient time has elapsed
- Sequential circuits have memory
 - Even after waiting for transient activity to finish
- Steady-state abstraction: most designers use it when constructing sequential circuits:
 - Memory of system is its state
 - Changes in system state only allowed at specific times controlled by an external periodic signal (the clock)
 - Clock period is elapsed time between state changes sufficiently long so that system reaches steady-state before next state change at end of period

Recall: What makes Digital Systems tick?









Axioms and theorems of Boolean algebra (cont')

Axioms & theorems of Bool. Alg. - Duality Duality • de Morgan's: - Dual of a Boolean expression is derived by replacing • by +, + by •, 14D. $(X \bullet Y \bullet ...)' = X' + Y' + ...$ 14. $(X + Y + ...)' = X' \cdot Y' \cdot ...$ 0 by 1, and 1 by 0, and leaving variables unchanged • generalized de Morgan's: - Any theorem that can be proven is thus also proven for its dual! 15. $f'(X1, X2, ..., Xn, 0, 1, +, \bullet) = f(X1', X2', ..., Xn', 1, 0, \bullet, +)$ - Meta-theorem (a theorem about theorems) • duality: 16. $X + Y + ... \Leftrightarrow X \bullet Y \bullet ...$ establishes relationship between • and + • generalized duality: 17. f (X1,X2,...,Xn,0,1,+,•) ⇔ f(X1,X2,...,Xn,1,0,•,+) Different than deMorgan's Law - this is a statement about theorems - this is not a way to manipulate (re-write) expressions EECS150-F05 CMOS lec02 49 EECS150-F05 CMOS lec02 50 8/30/2007 8/30/2007 © UC Berkeley © UC Berkeley **Proving theorems (rewriting)** • Using the axioms of Boolean algebra: $X \bullet Y + X \bullet Y' = X$ - e.g., prove the theorem: distributivity (8) $X \cdot Y + X \cdot Y'$ $= X \cdot (Y + Y')$ $X \cdot (Y + Y')$ complementarity (5) $= X \cdot (1)$ = X √ identity (1D) $X \cdot (1)$ X + X • Y - e.g., prove the theorem: = X $X + X \cdot Y$ identity (1D) $= X \cdot 1 + X \cdot Y$ distributivity (8) $X \cdot 1 + X \cdot Y$ $= X \cdot (1 + Y)$ identity (2) $X \cdot (1 + Y)$ $= X \cdot (1)$ identity (1D) X · (1) = X √ 51 EECS150-F05 CMOS lec02 8/30/2007 © UC Berkelev