University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

EECS 150 Fall 1998 J. Wawrzynek and N. Weaver Later revisions by R. Fearing, J. Shih and D. Chinnery Checkpoint 1 Serial Transmitter

1 Objectives

For this checkpoint, you will

- 1. Learn how to operate a serial port
- 2. Gain more practice in digital design
- 3. Implement the low level serial interface between the computer and your Xilinx board
- 4. Test your interface.

2 Prelab

You will need to wire wrap the connections for a Maxim 233 CPP adapter chip, which converts TTL level signals (which the Xilinx uses) to RS232 serial port signaling (which uses +/-10 volts). You should also design the sender portion of your UART and the test circuit before coming to class. For inputs and outputs to the Xilinx chip, you should use the u:/wvlib/cs150/uart.1 schematic.

This checkpoint is where you build all the circuits you need to interface with a computer through a serial port.

3 Debugging

To reduce the amount of time it takes to get your design working, you should follow a procedure along the lines of:

- 1. Design a finite state machine to implement the control logic.
- 2. Implement the finite state machine, and then test this schematic in ViewSim to see that it works correctly.
- 3. Download your design to the Xilinx board. If it doesn't work, use the logic probe and digital inputs on the oscilloscope to observe what is happening. You can also use the control panel in Hardware Debugger to observe signals which are of interest.
- 4. Ensure you have wired things correctly and ensure that your wires actually make an electrical connection: use the logic probe or oscilloscope to verify the the signal at one end of the wire is the same as at the other end.
- 5. When things don't work, try to look at what is happening and relate that to what might be going wrong, so you can tell what you need to fix. Typical mistakes which you could make in this lab are sending the bits out in the wrong order (should be LSB to MSB) and failing to send the last bit of your data (you finish outputting the data one cycle too early).



Figure 1: Bits on a serial line

In this lab in particular, you can use the oscilloscope to measure and verify that your SHIFT_ENABLE signal (or clock signal used for this) for the sender to the serial port is close to 115.2kHz. With this in mind, you should design your circuit so that you can measure the signal: output important signals to pins so that you can observe them with the oscilloscope, and you can also use the LEDs on CR2 and CR1 to observe signals (e.g. observing your state on these LEDs as you step through operation is extremely helpful when debugging).

4 The Maxim DC-DC converter

The computer uses an RS232 Serial Port, which uses a +/-10 volt signaling scheme (+10 volts="0" & -10 volts="1"). Since the Xilinx operates on a 0 and 5 volt scheme, we need to convert between the two voltages. The Maxim 233 provides a convenient, single package way to convert between the two. The R_{in} pins take RS232 signals as input, and output them on the corresponding R_{out} pins. Similarly, the T_{in} pins take a TTL signal (from the Xilinx) and output on the T_{out} pins an RS232 signal.

In order to wire up your Maxim chip, you should connect a T_{in} pin to pin 37 on your Xilinx. The two C2+ pins should be wired together. The two C2- pins should be wired together. The two V- pins should be wired together. And Vcc and ground should be hooked up normally. The corresponding T_{out} pin will hook up to the serial port through the top left jumper cable on the nine pin serial cable. Also connect the ground cable on the serial cable (top right) to ground on the Xilinx board. The depression on the Maxim 233 chip corresponds to the top of the Wrap ID (Wrap IDs are on the bottom of the checkoff sheet).

Follow the same coloring scheme for wires as you used to wire the SRAM. This will make it easier to follow what is happening when you have more chips wired on the board, with many signal wires. More colours to code your wires will also simplify things later when you want to follow power signals (you can also colour code gnd and Vcc differently), input signals, output signals and control signals.

5 UART

A UART (Universal Asynchronous Receiver/Transmitter) is a device for communicating on a serial port such as RS232. Normally, when there is no data to be sent, the serial line is high. When data is sent, it is transmitted 8 bits at a time. What first happens is the line goes to 0 for one clock cycle (start bit). Then, on each successive clock cycle the data is sent out 1 bit at a time, starting with the least significant bit. Finally, the data on the serial line goes high for at least one clock cycle (stop bit), and stays high until the next byte is sent. Graphically, this is shown in Figure 1, where DRDY stands for "data ready" – signalling the data is ready to be read or has finished being ready (wait state on the receiver in the computer's serial port).

To send data over a serial line such as this is comparatively easy, one just builds a parallel to serial converter as seen early on in class. The only minor complications are insuring that you first shift out a 0 to start, and afterwards that you keep outputting 1s. The shift registers in the Xilinx library are a useful primitive.

The bit rate for the serial port is 115200 bits per second, or 115200 hertz.



Figure 2: Components for your UART

The sender component should take a 16 MHz clock, an 8 bit data bus, and a send signal as input. You might want to have it produce a done signal as output, but you don't have to. When send goes high for 1 clock cycle, the sender captures the data on it's input and then shifts it out to the computer.

For the sender component, most of your logic should consist of shift registers and counters, with some small additional control circuitry. You should think CAREFULLY about your design before implementing it!

In addition, you will be using a 16.0 MHz clock from a crystal oscillator tied to pin 13 on the Xilinx test board. You will need to produce a 0.1152 MHz clock or SHIFT_ENABLE signal ¹ for your sender and this signal should be output to pin 8 on the board for testing purposes. The data input of the sender should be the DIP switches, and when the spare button is pressed, it should send the contents of the dip switches over the serial port to the computer. A small test program is provided which runs on the computer and monitors the serial port.

The program is U:/WVLIB/cs150/ptest.exe. Enter "com2" to read from the com2 serial port, and hit "1" to tell the program to receive data. The values entered into the DIP switches should be displayed on the PC screen by the program after the spare button is pressed. The correct options are baud rate 115200, timeout 20ms, output hex, and parity 8/n/1.

¹You can use a counter to divide the clock. You don't need to be perfectly at 0.1152 MHz. 5% is probably close enough.

Nam	e: Name:		
Lab M:	Section (Check one) $\square AM \square PM $ T: $\square AM \square PM $ W: $\square AM \square PM$	Th: PM	
6	Checkoffs		
1.	MAXIM wire wrapped (which you did before lab)	TA:	(20%)
9			
2.	(which you did before lab)	TA:	(25%)
9	Clade Divideo markino	$T\Lambda$	(0507)
Э	Clock Divider working	17.	(2576)
4.	Sender working	TA:	(30%)
	Turned In On Time		
	TA:(full credit (100%))		
	Turned In One Week Late		
	TA:(1/2 credit (50% x Points))		

Reminder: You need the datapath block diagram and state diagram for week 1 design review with your TA! See project spec!

					Cut He	ere			
Maxir	m 233	Maxir	n 233	Maxir	m 233	Maxir	m 233	Maxir	n 233
R2outO	O T2in	R2outO	O T2in	R2outO	O T2in	R2outO	O T2in	R2outO	o T2in
R2in O	о т1 _{in}	R2in O	о т _{1in}	R2in O	о т1 _{in}	R2in O	о т1 _{in}	R2in O	о _{Т1іп}
T2outO	O Rlout	T2 _{out} O	• Rlout	T2 _{out} O	O Rlout	T2 _{out} O	O Rlout	T2 _{out} O	O Rlout
V-0	0 R1	V-0	0 R1;n	V-0	0 R1;n	V-0	0 R1;n	V-0	0 R1;n
C2-0	O Tlout	C2-0	O Tlout	C2-0	O Tlout	C2-0	O Tlout	C2-0	O Tlout
C2+0	O GND	C2+0	O GND	C2+0	O GND	C2+0	O GND	C2+0	O GND
v+o	O VCC	v+0	O VCC	v+0	O VCC	v+0	O VCC	v+o	O VCC
C1-0	0 C1+	C1-0	0 C1+	C1-0	0 C1+	C1-0	0 C1+	C1-0	0 C1+
V-0	O GND	V-0	O GND	V-0	O GND	V-0	O GND	V-0	O GND
C2+0	O C2-	C2+0	O C2-	C2+0	0 C2-	C2+0	O C2-	C2+0	O C2-