

Outline

- Last time:
 - Review State Tables & State Transition Diagrams
 - Implementation Using D Flip-Flops
 - Machine Equivalence
 - Incompletely Specified Machines
 - State Assignment & State Coding Schemes
 - Design Example: Assign Codes to States
 - Design Example: Implement Using D flip-flops
 - Design Example: Implement Using T flip-flops
- This lecture:
 - Introduction to VHDL

CS150 Newton/Pister 8.2.1

Overall Sequential Design Flow

Schematic Entry

Logic Netlist

Logic Optimization & Technology Mapping

FPGA Netlist

CLB Assignment & Routing

VHDL, Verilog, C?, C++?, Java?

Behavioral "Program"

"Behavioral Compilation"

Logic Netlist

Logic Optimization & Technology Mapping

FPGA Netlist

CLB Assignment & Routing

CS150 Newton/Pister 8.2.2

Common Representations Used in the Design Process

Schematic Levels

Specification
Embodiment of the Requirements a System is to Satisfy

Behavior
Description of the Function of the Design
Implementation-Independent Description

Discrete Schematic Levels
Register, Gate, Switch-Level Netlists

Electrical Schematic
Transistor-Level Netlist, Voltages, Currents and Detailed Models

Mask-Level Layout
Transistor-Level Description
Logic Values and Strengths

CS150 Newton/Pister 8.2.3

Structured Custom Chip Layout

CS150 Newton/Pister 8.2.4

Standard Cell Layout

CS150 Newton/Pister 8.2.5


Layout Abstractions for Cell-Based Design

Mask-Level Layout


Cell Abstraction for Automatic Placement

CS150 Newton/Pister 8.2.6

Standard Cells vs. Gate Array



(a) Two tracks required and all connections routed.



(b) Shorter wire length but three tracks required.

In a Standard Cell design, an additional track could be added while in a Gate-Array, the designer is faced with extra wire length or no connection.

CS150 Newton/Pister 8.2.7

Sequential Control-Flow Model

- Based on Von Neumann "fetch;execute;store" with single (serial control flow) or synchronized multiple (parallel control flow) thread(s) of control.
- Proposes an ordering of computation based on strict, temporal sequencing of operations, in line with above cycle.
- **Not well suited to the description of hardware** since arbitrary hardware rarely fits such a model of computation.
- Ability to combine several operations and treat them as a unit, or block (begin-end, parbegin-parend, ...)
- Ability to allow an operation to be executed in a loop.

```

j:=0;
while(j < 10){
  x[j]=y[j]+c;
  j=j+1;
}
for(i=0 to 9) {
  x[i]=y[i]+c; /* "forall" */
}
  
```

- e.g. ISP, DDL/P(1973), Adlib/Sable(1980), AHPL(1973), SLANG(1982).

CS150 Newton/Pister 8.2.8

Converting Procedural Descriptions to a Dataflow-Oriented Representation

- Determine scope of variables and apply single-assignment in the scope
- Convert Complex data-structures into simple types
- Unroll loops with constant loop-counts (if appropriate)
- Perform simple syntactic optimizations:
 - Move operations out of loops where possible
 - Simplify complex expressions
 - Extract common sub-expressions

e.g. CMUDA: Value-trace (VT)
 HAL: CDFG
 YSC: YIF

CS150 Newton/Pister 8.2.9

Complications to Dataflow Analysis*

- **Unrestricted goto statements (jumps)**
 - Introduce overly-pessimistic dependencies during static analysis
 - Values of variables references in the statements following a label depend on the assignments to variables in the code sections that can jump to the label.
- **Global variables**
 - i.e. variables declared outside of any function and therefore able to be shared by all functions
 - Last-use cannot be determined without examining the entire program.

*J. T. Deutsch, "Behavioral-Level Simulation and Synthesis of Digital Systems," UCB/ERL M83/47, August 1983

CS150 Newton/Pister 8.2.10

Complications to Dataflow Analysis

- **Static Variables**
 - i.e. variables local to a function that retain their values between calls to the function
 - Create dependencies between the order of the calls to a function and, in effect, represent a communication path between all functions which call the function.
- **Aliasing (often due to call-by-reference or call-by-name)**
 - i.e. one or more name used to represent the same variable, which can result in hidden dependencies.
 - Several functions can be called with the name (or address) of the same object at the same time and multiple functions may try to modify the object concurrently. Unfortunately, this condition depends on run-time behavior.




CS150 Newton/Pister 8.2.11

Complications to Dataflow Analysis

- **The Single-Assignment Rule**
 - Variables used as "scratchpad" temporaries (assigned a value then re-assigned another value within the same section of program) create false dependencies between the old value and the new value of the variable.
 - Apply rule that a variable may only be written to once within a scope.
 - A := A+1 next A := A+1
- **Applicative or Functional Languages**
 - No goto's, global or static variables, call-by-reference or aliasing
 - Enforces the single-assignment rule

e.g. Silage, Ella

CS150 Newton/Pister 8.2.12



State and Statements

Consider symbolic state vector:

	State Number	Statements Executed
(serial (statement A)		
(statement B)	1	A
(parallel	2	B
(statement C)	3	C
(serial	3.1	D
(statement D)	3.2	E
(statement E)		
)))		


Every time (serial (parallel (serial occurs, $pLevel++$; $stateVector[pLevel]$ becomes current.


CS150 Newton/Pister 8.2.16

Data and Control

- Control is a necessary by-product of the synthesis process of mapping a behavior into the "real world" (i.e. to hardware and to "slow time")
 - While it is a useful abstraction for certain classes of design, it should not be treated in a special way in the fundamental notation used for describing behavior/structure.
 - Consider the "Microscope Test": Control and data signals appear the same. The notion of control is a design-style oriented concept (and is therefore important) but control is not fundamentally different from other artifacts of the description (e.g. "datapath").
- Disclaimer: This is the view of this presenter but this view is not held today by the majority of synthesis researchers (e.g. VT, DDL, VHDL).

CS150 Newton/Pister 8.2.17





3-Bit Parity Function: "Control-Oriented"

```

if A = '1' then
  if B = '1' then
    if C = '1' then parity <= '1';
    else parity <= '0';
    endif;
  else
    if C = '1' then parity <= '0';
    else parity <= '1';
    endif;
  endif;
else
  if B = '1' then
    if C = '1' then parity <= '0';
    else parity <= '1';
    endif;
  else
    if C = '1' then parity <= '1';
    else parity <= '0';
    endif;
  endif;
endif;

```

CS150 Newton/Pister 8.2.20

3-Bit Parity Function: "Dataflow-Oriented"

parity <= ((A xor B) xor C);

EE244 Fall 06 CS150 Newton/Pister 8.2.21

3-bit Parity Function: Possible VHDL Implementation

(Adapted from D. R. Coelho, "The VHDL Handbook," Kluwer, 1989)

```

ENTITY parityFunction IS
  PORT (A, B, C : IN t_wlogic; parity : OUT t_wlogic)
END parityFunction;
ARCHITECTURE full OF parityFunction IS
  BEGIN
    PROCESS (A, B, C)
      VARIABLE count : integer;
    BEGIN
      count := 0;
      IF A = '1' THEN count := count + 1; END IF;
      IF B = '1' THEN count := count + 1; END IF;
      IF C = '1' THEN count := count + 1; END IF;
      IF (count MOD 2) = 0 THEN
        OUT <= '0';
      ELSE
        OUT <= '1';
      END IF;
    END PROCESS;
  END full;

```

EE244 Fall 06 CS150 Newton/Pister 8.2.22

"I synthesize from C" or "I synthesize from VHDL"

- No you don't! (with one known exception [AT&T Cones])

OR

- If you do, you're probably being very silly!

Remember:

A subset of a language is a different language
A sequential language has sequential semantics

```

a = b+c;
d = e+f;
a = 1;
xp = &a;
yp = xp+1-3+2;
*xp = *xp+1;
*yp = *yp+1;
print( *yp );

```


CS150 Newton/Pister 8.2.23

Representing Time for Behavioral Description

- Must distinguish *sequence* (causality) vs. *passage of time*
- Continuous time variable:
A after B
A, B independent
- "Quantized" time variable:
A after B
A, B independent
A, B at the same time

where the meaning of "at the same time" is across an interval (must be valid at the end of the interval).

CS150 Newton/Pister 8.2.24



Representing Time for Behavioral Descriptions

- Such an interval is called a "timeslot"; analogous to a "control state" in control-flow-based synthesis.
- Timeslot may have many models associated with it: unspecified, fixed, interval (EDIF miNoMax), distribution.
- System temporal behavior is relative; external inputs map behavior to "slow time."

CS150 Newton/Pister 8.2.26

Encoding Information in Time & Space

```

PROCESS L(7)
  VARIABLE V_TRAN_1 : INTEGER;
  VARIABLE V_DEC_25 : INTEGER;
BEGIN
  IF REG000 <= V_N THEN
    R_SUM <= 0.5E+00;
    REG002 <= 1;
    V_TRAN_1 := REG000 - 1;
    R_OPT_T <= V_TRAN_1;
    V_DEC_25 := ABS(V_TRAN_1);
    REG003 <= V_DEC_25 * 81;
    L(6) <= NOT(L(6));
  ELSE
    IF R_RES10 < V_EPSILON THEN
      L(5) <= NOT(L(5));
    ELSE
      REG001 <= REG001 + 1;
      L(6) <= NOT(L(6));
    END IF;
  END IF;
END PROCESS;

```



- In Most HDLs, "wires" are declared but the passage of time is embedded in the control structures.
- We are caught up (once again!) with imperative, sequential thinking and a Von Neumann model.
- We need a way of capturing both temporal and spatial encoding in a single, unified mathematical model.
- Use a type mechanism: "T-types"

CS150 Newton/Pister 8.2.27

Design Representation

- Some variation of **entity-relationship** model most common today.
- **Data model** usually based on existing interchange format or design language (e.g. EDIF, VHDL).
- **Open Issue:** Forced Consistency (conventional database approach) versus Periodic Check (C "Lint" approach).
- **Integration Environment** provides *lingua franca* for design representation. Useful side-effect of standards meetings is a common understanding of terms and data objects.

CS150 Newton/Pister 8.2.28




What's in a Name?

- Just about Everything!
- Efficient name resolution - resolving references to design objects - is one of the most important, "undecided" research problems.
- Strongly related to multiprocessor distributed cache consistency problem, distributed file system problem, general distributed data management problem.
- Ultimate issue is efficient pruning of "global search." (replication of read-only data, use of "hints," management of domains and dynamic data migration are all important.)


CS150 Newton/Pister

8.2.31




CS150 Newton/Pister

8.2.32




CS150 Newton/Pister

8.2.33




CS150 Newton/Pister

8.2.34



CS150 Newton/Pister

8.2.35



CS150 Newton/Pister

8.2.36