

## Example 1: Sequential Design

"(1) A sequential network has one input and one output. The output becomes 1 and remains 1 thereafter when at least two zeros and at least two ones have occurred as inputs, regardless of the order of occurrence. Draw a state graph (Moore type) for the network ( 9 states are sufficient). Your final state graph should be neatly drawn with no crossed lines.


Example 2: State Assignment \& J/K Implementation
(a) Find a good state assignments using the three guidelines mentioned in class. (Do not reduce the table first)
Try to satisfy as many of the adjacency conditions as possible."
Adjacency conditions
Rule 1: "States which have the same next-state
for a given input should be given adjacent assignments." $\{\mathrm{f}, \mathrm{c}\},\{\mathrm{d}, \mathrm{b}\}$,
Rule 2: "States which are the next-states of the same states
should be given adjacent assignments.
$2^{*}\{a, f\}, 2^{*}\{c, b\},\{e, f\},\{a, e\}$
Output: "States which have the same output for a given input
should be given adjacent assignments."
Not of any value in this case; one input \& one
output almost everything would need to be adjacent! Lowest priority anyway.

Example 2: State Assignment \& J/K Implementation
"(2) The following state table is to be implemented using J-K flip-flops and logic gates (format of next-state entries is (next-state,output))."

| Present |  |  |
| :--- | :--- | :--- |
| input | input |  |
| State | $\mathrm{x}=0$ | $\mathrm{x}=1$ |
| a | $\mathrm{a}, 0$ | $\mathrm{e}, 0$ |
| b | $\mathrm{c}, 0$ | $\mathrm{~b}, 1$ |
| c | $\mathrm{a}, 0$ | $\mathrm{f}, 0$ |
| d | $\mathrm{c}, 0$ | $\mathrm{~b}, 1$ |
| e | $\mathrm{f}, 0$ | $\mathrm{e}, 0$ |
| f | $\mathrm{a}, 0$ | $\mathrm{f}, 0$ |
|  |  |  |

S150 Newton/Pister 8.2.4

Example 2: State Assignment \& J/K Implementation

- The following assignment satisfies all of the adjacency conditions except $\{\mathrm{e}, \mathrm{f}\}$ :


Example 2: State Assignment \& J/K Implementation
"(b) Using this assignment, derive the.J-K flip-flop input equations and output equations. Express them in a form that contains the minimum number of literals."


S150 Newton/Pister

| Guidelines for Determining Flip-Flop Input Equations from Next-State Map |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $Q_{n}=0$ |  | $Q_{n}=1$ |  | Rules for forming input map from next-state map (2) |  |
| Typ | Input | $Q_{n+1}=0$ | $Q_{n+1=1}$ | $Q_{n+1}=0$ | $Q_{n+1}=1$ | $Q_{n}=0$ half | $Q_{n}=1$ half |
| D | D | 0 | 1 | 0 | 1 | no change | no change |
| T | EN | 0 | 1 | 1 | 0 | no change | complement |
| S-R | S | 0 | 1 | 0 | * | no change | replace 1s with *s |
|  | R | * | 0 | 1 | 0 | replace 0s with *s | complement |
| J-K | J | 0 | 1 | * | * | no change | fill in with *s |
|  | K | * | * | 1 | 0 | fill in with *s | complement |

O Notes:
(1) * $=$ "don't care"
(2) Always copy *s from next-state map to input map first
(3) For $\mathrm{S}, \mathrm{Qn}=1$ half and $\mathrm{R}, \mathrm{Qn=0}$ half, fill remaining entries with
0 s . 0 s .
S150 Newton/Pister

Example 2: State Assignment \& J/K Implementation

- J1 = XQ2', K1 = Q2Q3' + XQ3'
- J2 = X'Q1 + Q3, K2 = X'Q3'
- $\mathrm{J} 3=0, \mathrm{~K} 3=\mathrm{X}^{\prime}$
- $\mathrm{Z}=\mathrm{XQ} 3$


## Example 3: Arithmetic

"(3) Design a parallel binary multiplier which multiplies two 3-bit binary numbers to for a 6-bit product. This multiplier is to be a combinational network consisting of an array of 1-bit full adders and AND gates only (no flip-flops).
(a) Show a schematic diagram.(Hint: The AND gates can be used to multiply by 0 or 1 and the full adders can be used to add 2 bits plus a carry. Six full adders are required.)
(b) Demonstrate you multiplier works by showing the values on all internal outputs (outputs of adders and outputs of AND gates) when multiplying 111 by 111 .

S150 Newton/Pister

Example 3: Arithmetic


S150 Newton/Pister


