

### Outline

- Last time:
  - Design versus Implementation
  - Specification, Description, and Depiction
  - Conceptual Blocks & How to Overcome Them
  - Good Versus Bad Design
  - The Role of Language in Design
  - The CS150 Project
- This lecture:
  - Introduction to timing diagrams
  - SR latch
  - D latch
  - Flip-Flops
  - Shift Registers
  - Serial-Parallel Conversion

CS150 Newton/Pister 2.2.1

### Resistor-Transistor Inverter

CS150 Newton/Pister 2.2.2

### Inertial & Transmission-Line Delays

CS150 Newton/Pister 2.2.3

### Transition Times

CS150 Newton/Pister 2.2.4

### Propagation Delay

CS150 Newton/Pister 2.2.5

### Timing Diagrams

CS150 Newton/Pister 2.2.6

## Latches and Flip-Flops

- Basic building-blocks of most sequential circuits
- Usual terminology:
  - *Flip-flop*: samples its inputs and changes its outputs at times determined by a "clocking signal."
  - *Latch*: Watches all of its inputs continuously and may change its outputs at any time.


CS150 Newton/Pister

2.2.7



## Feedback in Digital Circuits



$$\begin{aligned} Vi2 = Vo1 &= 0 \ 1 \\ Vi1 = Vo2 &= 1 \ 0 \end{aligned}$$




inverter




CS150 Newton/Pister

2.2.8


## Feedback in Digital Circuits



$$\begin{aligned} Vi2 = Vo1 &= 0 \ 1 \\ Vi1 = Vo2 &= 1 \ 0 \end{aligned}$$




inverter




CS150 Newton/Pister

2.2.9


## Implementation of Logic Using Switches






NMOS



Switch, Relay




CMOS



CS150 Newton/Pister

2.2.10

## Setting the Values We Want





Data Latch  
D-Latch

CS150 Newton/Pister

2.2.11

## Ring Oscillator



CS150 Newton/Pister

2.2.12

### The Set-Reset (SR, RS) Latch

Latch Behavior

S	R	Q	Q'
0	0	last Q	last Q'
0	1	0	1
1	0	1	0
1	1	0	0

CS150 Newton/Pister 2.2.13

### The S'-R' Latch

Latch Behavior

S'	R'	Q	Q'
0	0	0	0
0	1	1	0
1	0	0	1
1	1	last Q	last Q'

CS150 Newton/Pister 2.2.14

### S-R Latch With Enable

Latch Behavior

S	R	C	Q	Q'
0	0	1	last Q	last Q'
0	1	1	0	1
1	0	1	1	0
1	1	1	1	1
*	*	0	last Q	last Q'

CS150 Newton/Pister 2.2.15

### Data (D) Latch

CS150 Newton/Pister 2.2.16

### Setup and Hold Times for Latches

- **Setup Time (Tsu)** is the minimum time interval for which the input signal must be stable (unchanging) *prior* to the sampling event of the clock for the input signal to be recognized correctly.
- **Hold Time (Th)** is the minimum time interval for which the input signal must be stable (unchanging) *following* the sampling event of the clock for the input signal to be recognized correctly.

CS150 Newton/Pister 2.2.17

### Standard Latch & Flip-Flop Conventions

Positive-Edge-Triggered D Flip-flop    Negative-Edge-Triggered D Flip-flop

D Latch with Enable

CS150 Newton/Pister 2.2.18

### Input/Output Behavior of Latches and Flip-Flops

Type	When Inputs Sampled	When Outputs Valid	Tsu, Th Relative to:
Unclocked Latch	always	T <sub>prop</sub> from input change	-
Level-Sensitive Latch	clock high	T <sub>prop</sub> from input change	Falling clock edge
Positive edge triggered flip-flop	clock low → high transition	T <sub>prop</sub> from rising clock edge	Rising clock edge
Negative edge triggered flip-flop	clock high → low transition	T <sub>prop</sub> from falling clock edge	Falling clock edge
Master-slave flip-flop	clock high → low transition	T <sub>prop</sub> from falling clock edge	Falling clock edge

CS150 Newton/Pister

2.2.19


### Latch & Flip-Flop Characteristic Equations

- S-R Latch  $Q_{n+1} = S + R'Q_n$
- D latch  $Q_{n+1} = D$
- Edge-triggered D Flip-Flop  $Q_{n+1} = D$
- Master-slave S-R Flip-Flop  $Q_{n+1} = S + R'Q_n$
- Master-Slave J-K Flip-Flop  $Q_{n+1} = JQ_n' + K'Q_n$
- Edge-Triggered J-K Flip-Flop  $Q_{n+1} = JQ_n' + K'Q_n$
- T Flip-Flop  $Q_{n+1} = Q_n'$
- T Flip-Flop with Enable  $Q_{n+1} = EQ_n' + E'Q_n = E \oplus Q_n$

CS150 Newton/Pister

2.2.20


### Toggle (T) Flip-Flop



CS150 Newton/Pister

2.2.21

### Registers




- Tri-state Outputs: Output can be logic-0, logic-1, or "high impedance" (off, disconnected). Very important for connections to a "bus".

CS150 Newton/Pister

2.2.22


### Shift Registers & Ring Counters



CS150 Newton/Pister

2.2.23


### Parallel/Serial Shift Register



CS150 Newton/Pister

2.2.24

## Linear Feedback Shift Registers (LFSR)



$n$	Feedback equation
2	$X_2 = X_1 \oplus X_0$
3	$X_3 = X_1 \oplus X_0$
4	$X_4 = X_1 \oplus X_0$
5	$X_5 = X_2 \oplus X_0$
6	$X_6 = X_1 \oplus X_0$
7	$X_7 = X_3 \oplus X_0$
8	$X_8 = X_4 \oplus X_3 \oplus X_2 \oplus X_0$
12	$X_{12} = X_6 \oplus X_4 \oplus X_1 \oplus X_0$
16	$X_{16} = X_5 \oplus X_4 \oplus X_3 \oplus X_0$
20	$X_{20} = X_3 \oplus X_0$
24	$X_{24} = X_7 \oplus X_2 \oplus X_1 \oplus X_0$
28	$X_{28} = X_3 \oplus X_0$
32	$X_{32} = X_{22} \oplus X_2 \oplus X_1 \oplus X_0$

CS150 Newton/Pister

2.2.25