Outline	
O Last time:	
→ Deriving the State Diagram & Datapath (Cont.) → Mapping the Datapath onto Control	
O This lecture:	
Combinational Testability and Test-pattern Generation	
Faults in digital circuits	
What is a test? : Controllability & Observability	
Redundancy & testability	
Test coverage & simple PODEM ATPG	
Sequential Test: What are sequential faults?	
SCAN Design	
CS150 Newton/Pister	12.1.1



	Exa	mple F	SMs		
Name	No. Inputs	No. Outputs	No. States	No. Edges	
sse	7	7	13	59	
tbk	6	3	16	787	
dfile	2	1	24	99	
planet	7	19	48	118	
scf	27	54	97	168	
CS150 Newton/Pister					12.1.29

Constrained State Assignment (single cones)

		Optimized only		Optimized only Optimized			nized and T	estable	
N	lame	No. Gates	Fault Cover (%)	TPG time	No. Gates	Fault Cover (%)	TPG time		
_	sse	91	84.6	70s	129	100	5s		
	tbk	181	98.6	72s	231	98.6	4s		
	dfile	124	96.9	104s	144	100	2s		
1	planet	417	98.8	373s	449	100	14s		
	scf C r	502 Output log redundan	96.1 jic block co cies	83m ntained	541 combinat	100 ional	71s		
CS150 Nev	wton/Pis	ster						12.1.30	

C	Constrained State Assignment (single cones)						
Name	Opti No. Gates	mized only Normalized Area	Optimized No. Gates	d and Testable Normalized Area			
sse	91	1.00	129	1.34			
tbk	181	1.00	231	1.10			
dfile	124	1.00	144	0.98			
planet	417	1.00	449	0.86			
scf	502	1.00	541	1.01			
CS150 Newton/Pi	ster			12.1.31			

Example FSMs					
Name	No. Inputs	No. Outputs	No. States	No. Edges	
ex1	2	2	6	24	
ex2	2	1	13	57	
s1	8	6	20	110	
dfile	2	1	24	96	
keyb	7	2	19	170	
CS150 Newton/Pister					12.1.38

Results of Synthesis Procedure

Name	No. Latches	No. Gates C	Fault Cover (%)	OptimizeT	PGiden redu	tify rem nd. red	nove und.
ex1	3	23	97.9	0.5s	2.0s	1.1s	2.0s
ex2	5	35	98.2	2.2s	42s	6.1s	1.8m
s1	5	105	99.8	5.5s	303s	4.0s	303s
dfile	6	77	97.8	6.2s	332s	42s	>1h
key	b 5	146	98.7	29.5s	21m	1.2m	>1h
CS150 Newtor	n/Pister						12.1.3

Results Using Extended Don't-Care Sets During Synthesis

	Name	State Enum.	Optimize Time	TPG	No. Logic Optimize	Fault Cover (%)	
-	ex1	0.5s	0.5s	2.1s	1	100.0	
	ex2	6.5s	22.4s	41s	7	100.0	
	s1	1.0s	6.1s	298s	1	100.0	
	dfile	10.2s	25.5s	747s	3	100.0	
	keyb	14.6s	27.8s	22m	2	100.0	
2%-	-5% sma	aller d	esigns t	han v	without o	lon't-care se	ets.

CS150 Newton/Pister

Ο

12.1.40

vvr		out ie nosh et. a	Sting I al. 1989)	ime :	
	Nun	nber of T	est Bits		
	Name	Scan	S for T		
	ex1	4,032	13,728		
	ex2	29,696	111,510		
	ex3	55,680	134,290		
	des	8768	22,826		
	key	11,856	51,968		
	viterbi	15,168	224,950		

	Teste	r Cycles	Tes	t Bits	
Name	Scan	S for T	Scan	S for T	
ex1	4,032	208	4,032	13,728	_
ex2	29,696	590	29,696	111,510	
ex3	55,680	1,033	55,680	134,290	
des	8,768	202	8768	22,826	
key	11,856	203	11,856	51,968	
viterbi	15,168	2,045	15,168	224,950	

L

