

















































Mapping onto Datapath Control Observe that instruction fetch and operand fetch take place at different times This implies that IR, PC, and MAR transfers can be implemented by single bus (Address Bus) Combine MBR, IR, ALU B, and AC connections (Memory Bus) Combine ALU, AC, and MBR connections (Result Bus) Three bus architecture: AC + MBR → AC implemented in single state









Mapping onto Datapath Control		
Relationship between register transfer and microoperations:		
Register Transfer	<u>Microoperations</u>	
0 ® PC	0 PC (delayed);	
PC + 1 ® PC	PC + 1 [®] PC (delayed);	
PC MAR	PC	
	ABUS MAR (delayed);	
MAR MAR Address Bus	MAR	
Data Bus ® MBR	Data Bus MBR (delayed);	
MBR ® Data Bus	MBR ® Data Bus (immediate);	
MBR ® IR	MBR ® ABUS (immediate),	
	ABUS ® IR (delayed);	
MBR ® AC	MBR ® MBUS (immediate),	
	MBUS @ ALU B (immediate),	
	ALU PASS B (immediate),	
	ALU Result ® RBUS (immediate),	
	RBUS	
CS150 Newton/Pister	11.2.31	

Mapping onto Datapath Control		
Relationship between register transfer and microoperations:		
Register Transfer	Microoperations	
$AC \to MBR$	$AC \rightarrow RBUS$ (immediate),	
	$RBUS \rightarrow MBR$ (delayed);	
$AC + MBR \rightarrow AC$	$AC \rightarrow ALU A$ (immediate),	
	$MBR \rightarrow MBUS$ (immediate),	
	MBUS \rightarrow ALU B (immediate),	
	ALU ADD (immediate),	
	ALU Result \rightarrow RBUS (immediate),	
	$RBUS \rightarrow AC$ (delayed);	
$IR{<}13{:}0{>} \rightarrow MAR$	IR \rightarrow ABUS (immediate),	
	ABUS \rightarrow IR (delayed);	
$IR{<}13{:}0{>} \rightarrow PC$	IR \rightarrow ABUS (immediate),	
	ABUS \rightarrow PC (delayed);	
$1 \rightarrow \text{Read/Write}$	Read (immediate);	
$0 \rightarrow \text{Read/Write}$	Write (immediate);	
$1 \rightarrow \text{Request}$	Request (immediate);	
Special microoperations for AC \rightarrow ALU and ALU Result \rightarrow RBUS not strictly necessary since these connections can be hardwired CS150 Newton/Pister		11.2.32

