


Outline

- Last time:
 - Arithmetic Logic Unit (ALU)
 - Bandwidth, Latency, Scheduling & Allocation, Pipelining
- This lecture:
 - Introduction to Computer Organization
 - Control
 - Datapath
 - I/O Interface
 - Bussing Strategies
 - Deriving the State Diagram & Datapath

Computer Organization



Computer Organization

Example of Instruction Sequencing

Instruction: Add Rx to Ry and place result in Rz

Step 1: *Fetch the Add instruction from Memory to Instruction Reg*

Step 2: *Decode Instruction*

**Instruction in IR is an ADD
Source operands are Rx, Ry
Destination operand is Rz**

Step 3: *Execute Instruction*

**Move Rx, Ry to ALU
Set up ALU to perform ADD function
ADD Rx to Ry
Move ALU result to Rz**

Structure of a Computer

Instruction Types

- **Data Manipulation**
Add, Subtract, etc.
- **Data Staging**
Load/Store data to/from memory
Register-to-register move
- **Control**
Conditional/unconditional branches
Subroutine call and return

Control

Elements of the Control Unit (aka Instruction Unit):

Standard FSM things:

State Register


Next State Logic

Output Logic (datapath control signaling)

Plus Additional "Control" Registers:

Instruction Register (IR)

Program Counter (PC)




Datapath

Arithmetic Circuits
constructed in
hierarchical and
iterative fashion

Each bit in datapath
is functionally identical

4-bit
8-bit
16-bit
32-bit
Datapaths




Hierarchical Construction of
Full Adder

CS150 Newton/Pister


10.2.7

Datapath



1 bit wide

Bit Slice Concept



2 bits wide


iterate to build n-bit wide
datapaths

CS150 Newton/Pister

10.2.8

Datapath

ALU Block Diagram



Block Diagram/Register Transfer View

Single Accumulator Machine


$AC := AC \langle op \rangle Mem$

"single address instructions"

AC implicit operand

Arrowed Lines represent dataflows

others are control flows



Memory Address Register
Hold address during memory accesses

Block Diagram/Register Transfer View

Placement of Data and Instructions in Memory:

- **Data and instructions mixed in memory:**
Princeton Architecture
- **Data and instructions in separate memory:**
Harvard Architecture

Princeton architecture simpler to implement

**Harvard architecture has certain performance advantages:
overlap instruction fetch with operand fetch**

We assume the more common Princeton architecture throughout

Block Diagram/Register Transfer View

Trace an instruction: $AC := AC + Mem<address>$

1. Instruction Fetch:

**Move PC to MAR
Initiate a memory read sequence
Move data from memory to IR**

2. Instruction Decode:

**Op code bits of IR are input to control FSM
Rest of IR bits encode the operand address**

Block Diagram/Register Transfer View

Trace an instruction: $AC := AC + Mem\langle address \rangle$

3. **Operand Fetch:**
Move operand address from IR to MAR
Initiate a memory read sequence
4. **Instruction Execute:**
Data available on load path
Move data to ALU input
Configure ALU to perform ADD operation
Move S result to AC
5. **Housekeeping:**
Increment PC to point at next instruction

Block Diagram/Register Transfer View

Control: Transfer data from one register to another
Assert appropriate control signals

Register transfer notation


Register to Register moves

Ifetch:	PC @ MAR;	-- move PC to MAR
	Memory Read;	-- assert Memory READ signal
	Memory @ IR;	-- load IR from Memory
Instruction Decode:	IF IR<op code> = ADD_FROM_MEMORY	
	THEN	
Instruction Execution:	IR<addr> @ MAR;	-- move operand addr to MAR
	Memory Read;	-- assert Memory READ signal
	Memory @ ALU B;	-- gate Memory to ALU B
	AC @ ALU A;	-- gate AC to ALU A
	ALU ADD;	-- instruct ALU to perform ADD
<i>Assert Control Signal</i>	ALU S @ AC;	-- gate ALU result to AC
	PC+1;	-- increment PC

Memory Interface

More Realistic Block Diagram:

Issue memory request
Is it a read or a write?
Memory asks CPU to wait



Decouple memory system from internal processor operation

Memory Buffer Register

Memory Interface

No common clock between CPU and memory


Follow asynchronous 4-cycle handshake request/wait ($\overline{\text{ack}}$) protocol

1. Request Asserted

2. Wait Unasserted

3. Request Unasserted

4. Wait Asserted




Memory cannot make request unless Wait signal is asserted

Hi-to-Lo transition on Wait implies that data is ready (read)
or data has been latched by memory (write)

Memory Interface

State Diagram Fragments for Read/Write Cycles



State 1: drive address bus
assert read request
catch data into MBR

State 2: unassert request
hold in state until Wait reasserted

Normal Convention:
If register transfer op
NOT asserted, it need
not be mentioned in
state diagram

CS150 Newton/Pister

10.2.17

I/O Interface

Memory-Mapped I/O

I/O devices share the memory address space
Control registers manipulated just like memory word
Read/write register to initiate I/O operation

Polling

Programs periodically checks whether I/O has completed

Interrupts

Device signals CPU when operation is complete
Software must take over to handle the data transfers from the device
Check for interrupt pending before fetching next instruction
Save PC & vector to special memory location for next instruction
Instruction set includes a "return from interrupt" instruction

CS150 Newton/Pister

10.2.18

Register-to-Register Communications

- Point-to-point
- Single shared bus
- Multiple special purpose busses

Tradeoffs between datapath/control complexity and amount of parallelism supported by the hardware

Case study:

Four general purpose registers that must be able to exchange their contents


Swap instruction must be supported:

SWAP(Ri, Rj)

Ri \leftrightarrow Rj;

Rj \leftrightarrow Ri;

Point-to-Point Connection Scheme



Four registers interconnected via 4:1 Mux's and point-to-point connections

- Edge-triggered N bit registers controlled by LDi signals
- N x 4:1 MUXes per register, controlled by Si<1:0> signals

Point-to-Point Connections

Example:

Register transfers R1 @ R0 and R2 @ R3

Register transfer operations:

01 @ S0<1:0>; Enable path from R1 to R0


10 @ S3<1:0>; Enable path from R2 to R3

1 @ LD0; Assert load for R0

1 @ LD3; Assert load for R3

Point-to-Point Connections

When control signals are asserted and when they take place:



Enter state X:

**Multiplexor control signals asserted
R1 outputs arrive at R0 inputs
R2 outputs arrive at R3 inputs**

**LD signals asserted
Do not take effect until next rising clock**

On entering state Y:

**LD signals are synchronous and take
effect at the same time as the state
transition!**

**Moore Machine
State Diagram**

Bussing Schemes

Implementation of Register SWAP operation

SWAP(R1, R2):

01 @ S2<1:0>;

10 @ S1<1:0>;

1 @ LD2;

1 @ LD1;

Establish connection paths


Swap takes place at next state transition

Point-to-Point Scheme Plusses and Minuses:

- + transfer a new value into each of the four registers at same time
- + register swap implemented in a single control state
- 5 gates to implement 4:1 MUX
- 32 bit wide datapath implies $32 \times 5 \times 4$ registers = 640 gates!
- very expensive implementation

Bussing Strategies

Single Bus Interconnection



- per register MUX block replaced by single block
- 25% hardware cost of previous alternative
- shared set of pathways is called a BUS

Single bus becomes a critical resource --
used by only one transfer at a time

Bussing Strategies

Single Bus Interconnection

Example: R1 @ R0 and R2 @ R3

State X: (R1 @ R0)
01 @ S<1:0>;
1 @ LD0;

State Y: (R2 @ R3)
10 @ S<1:0>;
1 @ LD3;

**Datapath no longer supports two simultaneous transfers!
Thus two control states are required to perform the transfers**

Bussing Strategies

Single Bus Interconnection

SWAP Operation

A special TEMP register must be introduced ("Register 4")
MUX's become 5:1 rather than 4:1

State X: (R1 @ R4)
001 @ S<2:0>;
1 @ LD4;

**Three states are required rather than one!
plus extra register and wider mux**

State Y: (R2 @ R1)
010 @ S<2:0>;
1 @ LD1;

**More control states because this datapath
supports less parallel activity**


State Z: (R4 @ R2)
100 @ S<2:0>
1 @ LD2;

**Engineering choices made based on how
frequently multiple transfers take place at
the same time**

Bussing Strategies

Alternatives to Multiplexors

Tri-state buffers as an interconnection scheme



Only one register's contents gated to shared bus at a time


CS150 Newton/Pister

10.2.27

Bussing Strategies

Multiple Busses

Real datapaths are a compromise between the two extremes



Register transfer operations:

PC @ BUS	BUS @ PC	AC @ ALU A
IR @ BUS	BUS @ IR	("hardwired")
AC @ BUS	BUS @ AC	
MBR @ BUS	BUS @ MBR	
ALU Result @ BUS	BUS @ ALU B	
	BUS @ MAR	

CS150 Newton/Pister

10.2.28

Bussing Strategies

Multiple Busses

Example Register Transfer for Single Bus Design


Instruction Interpretation for "ADD Mem[X]"

<i>Fetch Operand</i>	IR<operand address> @ BUS;	
Cycle 1:	BUS @ MAR;	
Cycle 2:	Memory Read;	
	Databus @ MBR;	
<i>Perform ADD</i>	MBR @ BUS;	
Cycle 3:	BUS @ ALU B;	
	AC @ ALU A;	
	ADD;	Requires latch for ALU Result
<i>Write Result</i>	ALU Result @ BUS;	
Cycle 4:	BUS @ AC;	

Bussing Strategies

Multiple Busses

Three Bus Design -- Supports more parallelism



Single bus replaced by three busses:

- Memory Bus (MBUS)
- Result Bus (RBUS)
- Address Bus (ABUS)

Bussing Strategies

Multiple Busses

Instruction Interpretation for "ADD Mem[X]"

Fetch Operand

Cycle 1: IR<operand address> ® ABUS;
ABUS ® MAR;

Cycle 2: Memory Read;
Databus ® MBR;

Perform ADD

Cycle 3: MBR ® MBUS;
MBUS ® ALU B;
AC ® ALU A;
ADD;

**Implemented
in three cycles
rather than four**

Write Result

ALU Result ® RBUS;
RBUS ® AC;

**Advantage of separate ABUS:
overlap PC ® MAR with instruction execution**