# University of California at Berkeley <br> College of Engineering <br> Department of Electrical Engineering and Computer Sciences 

EECS150
J. Wawrzynek

Spring 2000
E. Caspi

Homework \#4 - Solution

1. We implement a rightward bit rotator using tri-states. Given a 4 -bit input $\{\mathrm{x} 3 \times 2 \times 1 \times 0\}$ and a one-hot-encoded rotation amount $\{\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0\}$, the bit rotator produces output $\{\mathrm{y} 3 \mathrm{y} 2 \mathrm{y} 1 \mathrm{y} 0\}$ as follows:

| Rotation | Output |
| :---: | :---: |
| \{s3 22 s 1 s 0$\}$ | $\{\mathrm{y} 3 \mathrm{y} 2 \mathrm{y} 1 \mathrm{y} 0\}$ |
| 0001 | $\{\mathrm{x} 3 \mathrm{x} 2 \mathrm{x} 1 \mathrm{x} 0\}$ |
| 0010 | $\{\mathrm{x} 0 \mathrm{x} 3 \mathrm{x} 2 \mathrm{x} 1\}$ |
| 0100 | $\{\mathrm{x} 1 \mathrm{x} 0 \times \mathrm{x} 3 \mathrm{x} 2\}$ |
| 1000 | $\{\mathrm{x} 2 \mathrm{x} 1 \times \mathrm{x} 0 \mathrm{x} 3\}$ |

Tri-state buffers are useful for implementing a shared bus, i.e. a line with many writers, only one of which may write at any given time. For the bit rotator, we create a shared bus for each output, with the writers being tri-stated copies of the inputs. The rotation amount $\{\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0\}$ controls the tri-states to determine which input writes to which output.

2. A basic $4 x 4$ memory memory structure needs 4 rows ( 1 row per address) and 4 columns (1 per bit of output). The address input is decoded into a one-hot collection of "row-select" bits used to activate whichever row corresponds to the address. The cells of the active row then write onto vertical bit lines to produce the output data. To make this structure dual ported, we duplicate the address input, row-select lines, and bit lines. Each cell must now have two separate tri-states for output.


Single-ported ROM cell


Dual-ported ROM cell

3. The process of creating a large memory from smaller ones is an extension of the process of creating a basic memory from bit cells. We create one row per multiplicative increase in the number of addresses, and one column per multiplicative increase in the number of data bits. To create a $4 \mathrm{Mbit} \times 4$ RAM from $1 \mathrm{Mbit} \times 1$ components, we need 4 rows (to quadrouple the address space) and 4 columns (to quadrouple the data width). We give the $4 \mathrm{Mbit} \times 4 \mathrm{RAM}$ an interface analogous to that of the $1 \mathrm{Mbit} \times 1$ component: 22 address bits, 4 data bits, WE, and OE. For each row of $1 \mathrm{Mbit} \times 1$ components, we generate $\mathrm{WE}_{\text {row }}$ and $\mathrm{OE}_{\text {row }}$ by AND-ing the global signals WE and OE with a row-specific "row-select" signal generated by decoding the top two address bits.


It is possible to simplify the interface for the $4 \mathrm{Mbit} \times 4$ RAM by removing the global OE signal. In such a configuration, the global WE alone determines the read/write mode: high for a write, low for a read. Each row gets: $\mathrm{WE}_{\text {row }}=\mathrm{WE}$ AND row-select, and $\mathrm{OE}_{\text {row }}=(\mathrm{WE})$ ' AND row-select. Note that a memory in this configuration can no longer be easily composed into yet larger memories.
4. We have seen in lecture that the delay of a transmission line increases with the square of its length: $\tau=k L^{2}$ (for some constant $k$ ). Introducing a buffer in the middle of a transmission line splits it into two halves, each with delay: $\tau_{1 / 2}=k(L / 2)^{2}$. The total delay through both halves plus the buffer is:

$$
\begin{aligned}
\tau_{\text {buffered }} & =2 \tau_{1 / 2}+\tau_{\text {buffer }} \\
& =2 k(L / 2)^{2}+\tau_{\text {buffer }} \\
& =(1 / 2) k L^{2}+\tau_{\text {buffer }} \\
& =(1 / 2) \tau+\tau_{\text {buffer }}
\end{aligned}
$$

When a wire is long enough to be treated as a transmission line, its parasitic effects are more significant than a single buffer delay (i.e.: $\tau » \tau_{\text {buffer }}$ ). Thus we can ignore the buffer delay and approximate: $\tau_{\text {buffered }}=(1 / 2) \tau$.

The so-called time constant $\tau$ of a circuit is the time it takes for a signal transition to complete $(1-1 / \mathrm{e}) \approx 63 \%$ of its level change. This time constant is often used as a measure of characteristic delay. For a transmission line dominated by resistive and capacitive effects - assuming a length $L$, resistance $R / L$ Ohms per unit length, and capacitance $C / L$ Farads per unit length - the time constant is: $\tau=(R / L)(C / L) L^{2} / 2$, or more simply: $\tau=k L^{2}$, with constant $k=(R / L)(C / L) / 2$. Thus the time constant of a transmission line increases with the square of its length.

