

Review - Canonical Forms

- Standard form for a Boolean expression - unique algebraic expression from a TT.
- Two Types:
 - φ *Sum of Products*
 - κ *Product of Sums*
- **Sum of Products** (disjunctive normal form, minterm expansion). *Example:*

minterms	a	b	c	f	f'
a'b'c'	0	0	0	0	1
a'b'c	0	0	1	0	1
a'bc'	0	1	0	0	1
a'bc	0	1	1	1	0
ab'c'	1	0	0	1	0
ab'c	1	0	1	1	0
abc'	1	1	0	1	0
abc	1	1	1	1	0

One product (and) term for each 1 in f:

$$f = a'b'c + ab'c' + ab'c + abc' + abc$$

$$f' = a'b'c' + a'b'c + a'bc'$$

Canonical Forms

- **Product of Sums** (conjunctive normal form, maxterm expansion). *Example:*

maxterms	a	b	c	f	f'
a+b+c	0	0	0	0	1
a+b+c'	0	0	1	0	1
a+b'+c	0	1	0	0	1
a+b'+c'	0	1	1	1	0
a'+b+c	1	0	0	1	0
a'+b+c'	1	0	1	1	0
a'+b'+c	1	1	0	1	0
a'+b'+c'	1	1	1	1	0

One sum (or) term for each 0 in f:

$$f = (a+b+c)(a+b+c')(a+b'+c)$$

$$f' =$$

$$(a+b'+c')(a'+b+c)(a'+b+c')(a'+b'+c)(a+b+c')$$

Mapping from one form to the other:

Derive TT then proceed.

Two-level Logic Simplification



Key tool: The Uniting Theorem

$$x(y' + y) = x(1) = x$$

a	b	f
0	0	0
0	1	0
1	0	1
1	1	1


$f = ab' + ab = a(b' + b) = a$
b values change within
the on-set rows
a values don't change
b is eliminated, a remains

a	b	g
0	0	1
0	1	0
1	0	1
1	1	0

$g = a'b' + ab' = (a' + a)b' = b'$
b values stay the same
a values changes
b' remains, a eliminated


Boolean Cubes

Visual technique for identifying when the
Uniting Theorem can be applied



- Sub-cubes of on nodes can be used for simplification.
 - On-set - filled in nodes, off-set - empty nodes


a	b	f	g
0	0	0	1
0	1	0	0
1	0	1	1
1	1	1	0




3-variable cube example

FA carry out:

a	b	c	cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



What about larger sub-cubes?





$$ab'c' + ab'c + abc' + abc$$

$$ac' + ac + ab = a + ab = a$$

- Both b & c change, a is asserted & remains constant.


Karnaugh Map Method

- K-map is an alternative method of representing the TT and to help visual the adjacencies.




5 & 6 variable k-maps possible


Examples:




$$f = a$$



$$g = b'$$



$$\text{cout} = ab + bc + ac$$



$$f = a$$

K-maps (cont.)

		ab	00	01	11	10	
		c	0	1	0	0	1
		1	0	0	1	1	

$$f = b'c' + ac$$

		ab	00	01	11	10	
		cd	00	1	0	0	1
		01	0	1	0	0	
		11	1	1	1	1	
		10	1	1	1	1	

$$f = c + a'b'd + b'd'$$

(bigger groups are better)

Circling Zeros

		ab	00	01	11	10	
		cd	00	1	0	0	1
		01	0	1	0	0	
		11	1	1	1	1	
		10	1	1	1	1	

$$f = (b' + c + d)(a' + c + d')(b + c + d')$$

BCD incrementer example

a	b	c	d	w	x	y	z
0	0	0	0	0000	0001		
0	0	0	1	0001	0010		
0	0	1	0	0010	0011		
0	0	1	1	0011	0100		
0	1	0	0	0100	0101		
0	1	0	1	0101	0110		
0	1	1	0	0110	0111		
0	1	1	1	0111	1000		
1	0	0	0	1000	1001		
1	0	0	1	1001	0000		
1	0	1	0	- - - -	- - - -		
1	0	1	1	- - - -	- - - -		
1	1	0	0	- - - -	- - - -		
1	1	0	1	- - - -	- - - -		
1	1	1	0	- - - -	- - - -		
1	1	1	1	- - - -	- - - -		

		w				
cd	ab	00	01	11	11	
		00	0	0	-	1
cd	ab	01	0	0	-	0
		11	0	1	-	-
cd	ab	10	0	0	-	-

		x				
cd	ab	00	01	11	11	
		00	0	1	-	0
cd	ab	01	0	1	-	0
		11	1	0	-	-
cd	ab	10	0	1	-	-

		y				
cd	ab	00	01	11	11	
		00	0	0	-	0
cd	ab	01	1	1	-	0
		11	0	0	-	-
cd	ab	10	1	1	-	-

		z				
cd	ab	00	01	11	11	
		00	1	1	-	1
cd	ab	01	0	0	-	0
		11	0	0	-	-
cd	ab	10	1	1	-	-


$w =$

$x =$

$y =$


$z =$

Higher Dimensional K-maps



Katz Chapter 3 - Multi-level Combinational Logic

- Example: reduced sum-of-products form
 $x = \text{adf} + \text{aef} + \text{bdf} + \text{bef} + \text{cdf} + \text{cef} + g$
- implementation in 2-levels with gates:




cost: 7-input OR, 6 3-input AND
50 transistors + 25 wires
(19 linteral plus 6 internal)
delay: 3-input AND gate delay +
7-input OR gate delay

- Factored form:

$$x = (a + b + c)(d + e)f + g$$

cost: 1 3-input OR, 2 2-input OR, 1 3-input AND

delay: 3-input OR + 3-input AND + 2-input OR




Which is faster?

In general: Using multiple levels (more than 2) will reduce the cost. Sometimes also delay. Sometime a tradeoff between cost and delay.


Multi-level Combinational Logic

Example:

$$F = abc + abd + a'c'd' + b'c'd'$$



$$\begin{aligned} \text{let } x &= ab \quad y = c+d \\ f &= xy + x'y' \end{aligned}$$







Example: “result” output functions from 4-bit adder

- No convenient hand methods for multi-level logic simplification:
 - 1 CAD Tools, example misII (UCB)
 - 2 exploit some special structure, example adder

NAND-NAND & NOR-NOR Networks





DeMorgan's Law:

$$\begin{array}{ll} (a + b)' = a' b' & (a b)' = a' + b' \\ b + b' = (a' b')' & (a b) = (a' + b')' \end{array}$$






push bubbles or introduce in pairs or remove pairs.

Mapping from AND/OR to NAND/NAND






NAND-NAND & NOR-NOR Networks


- Mapping AND/OR to NOR/NOR



- Mapping OR/AND to NOR/NOR




- OR/AND to NAND/NAND




Multi-level Networks

$$F = a(b + cd) + bc'$$



Convert to NANDs (note fanout)





EXOR Function

Parity, addition mod 2

x	y	xor	xnor
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

$$x \text{ xor } y = x'y + xy'$$



Another approach:

