



CLOCK SKEW

Unequal delay in distribution of the clock signal to various parts of a circuit.

- can lead to erroneous behavior
- Comes about because:
 - clock wires have delay
 - buffers have inequalities



if clock period $T = \hat{T}_{cl} + \hat{T}_{setup} + \hat{T}_{clk \rightarrow q}$
circuit will fail!

Therefore:

1. Control clock skew

- careful clock distribution.
- equalize path delay on wires & buffers.
- don't gate clocks.

2. $T \geq \hat{T}_{cl} + \hat{T}_{setup} + \hat{T}_{clk \rightarrow q} + \text{worse case skew}$

Modern large chips (processors) control end to end chip skew to $\sim 200\text{ps}$.

This is getting harder all the time.

Pipelining Technique for improving the throughput of a piece of logic.

④

Analog to washing clothes:

per load {
step 1 wash (20 min)
step 2 dry (20 min)
step 3 fold (20 min)

60 min

x 4 loads \Rightarrow 4 hrs.

$\leftarrow 20 \text{ min} \rightarrow$

wash	load1	load2	load3	load4		
dry		load1	load2	load3	load4	
fold			load1	load2	load3	load4

Overlapped \Rightarrow 2 hrs.

In the limit as we increase the # of loads the average time per load approaches 20 min.


The latency for one load = 60 min.

\rightarrow time from start to end

The throughput = 3 loads/hr.


The pipelined throughput \approx
of pipe stages * unpipelined throughput.

Pipelining Hardware



assume $\tau = 8 \text{ ns}$
 $\tau_{FF} (\text{setup} + \text{CLK} \rightarrow \text{Q}) = 1 \text{ ns}$
 $f = \frac{1}{9 \text{ ns}} = 111 \text{ MHz}$

Cut the block into pieces (stages) & separate with registers.



assume $\tau_1 = \tau_2 = 4 \text{ ns}$

$$\tau_1 = \tau_2 = 4 \text{ ns}$$

$$\tau' = 4 \text{ ns} + 1 \text{ ns} + 4 \text{ ns} + 1 \text{ ns} = 10 \text{ ns}$$


$$f = \frac{1}{10 \text{ ns}} = 100 \text{ MHz}$$

CL logic block produces a new result every 5ns instead of every 9ns.

Limits on Pipelining


(2)

- With out FF overhead throughput improvement \propto # of stages
- after many stages are added, FF overhead begins to dominate.




- Unequal stages
- FFs dominate cost
- clock power

Example use: $f(x) = y_i = ax_i^2 + bx_i + c$





Data-flow graph:



3 (nearly) equal stage
Insert pipeline registers at dashed lines.

3


Example: How do we pipeline an adder?



Review

Any CL block can be pipelined to increase its throughput at the expense of pipeline registers (FFs)

ex:



'AND' reduction

1. Draw "cut" lines
2. Where-ever cut line crosses a wire - add a FF.


Pipelining uses circuits more efficiently, because multiple sets of data can be processed simultaneously.

However, the sets of data must be independent. Which brings us to...


Feed back & pipelining:

5

example $y_i = ay_{i-1} + x_i + b$



try 3 deep Pipeline



The only way:

send in $x_i, \phi, \phi, x_{i+1}, \phi, \phi, x_{i+2}, \phi, \dots$
 get out $y_i, \phi, \phi, y_{i+1}, \phi, \dots$

How does performance compare?


Latency \approx as unpipelined version
 Off course can't get benefit of pipelining

If we have 3 or more independent streams (channels):

$x_i^0, x_i^1, x_i^2, x_{i+1}^0, x_{i+1}^1, x_{i+1}^2, x_{i+2}^0$
 $y_i^0, y_i^1, y_i^2, \dots$

"C-slow" technique - C streams (problem instances)
 each running at $\frac{1}{C}$ rate.

Typical homework (or exam) problem:
 For the given circuit (unpipelined):




$t_{\text{shifter}} = 10 \text{ ns}$
 $t_{\text{adder}} = 12 \text{ ns}$
 $t_{\text{FF}} (\text{setup} + \text{clk} \rightarrow \text{Q} + \text{skew margin}) = 2 \text{ ns}$

- What is the unpipelined throughput for the circuit?
- Draw a new version with two pipeline stages:
- what is the new throughput?
 " " " " latency?

Solution:

a)
$$\frac{1}{10\text{ns} + 12\text{ns} + 2\text{ns}} = \frac{1}{24\text{ns}} = 42\text{MHz}$$



c) Throughput :
$$\frac{1}{12\text{ns} + 2\text{ns}} = \frac{1}{14\text{ns}} = 71\text{MHz}$$

latency :
$$10\text{ns} + 2\text{ns} + 12\text{ns} + 2\text{ns} = 26\text{ns}$$