Chapter #9: Finite State Machine Optimization

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

July 1993

© R.H. Katz Transparency No. 9-1

<u>Outline</u>

Contemporary Logic Design FSM Optimization

• Procedures for optimizing implementation of an FSM

State Reduction

State Assignment



Motivation

Contemporary Logic Design FSM Optimization

State Reduction (continued)

Implement FSM with fewest possible states

- Least number of flipflops
- Boundaries are power of two number of states
- Fewest states usually leads to more opportunities for don't cares
- Reduce the number of gates needed for implementation

Contemporary Logic Design FSM Optimization

Goal

Identify and combine states that have equivalent behavior

Equivalent States: for all input combinations, states transition to the same or equivalent states

Odd Parity Checker: S0, S2 are equivalent states Both output a 0 Both transition to S1 on a 1 and self-loop on a 0

Algorithmic Approach

- Start with state transition table
- Identify states with same output behavior
- If such states transition to the same next state, they are equivalent
- Combine into a single new renamed state
- Repeat until no new states are combined

State Reduction

Row Matching Method

Example FSM Specification:

Single input X, output Z Taking inputs grouped four at a time, output 1 if last four inputs were the string 1010 or 0110

Example I/O Behavior:

Upper bound on FSM complexity:

Fifteen states (1 + 2 + 4 + 8)

Thirty transitions (2 + 4 + 8 + 16)

sufficient to recognize any binary string of length four!

State Reduction

Row Matching Method

Initial State Transition Table:

		Next 3	State	Out	put
Input Sequence	Present State	X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S ₄	0	0
1	S_2	S_5	S_6	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S ₁₀	0	0
10	S_5	S ₁₁	S ₁₂	0	0
11	S ₆	S ₁₃	S_{14}	0	0
000	S ₇	S ₀	S ₀	0	0
001	S ₈	S ₀	S ₀	0	0
010	S ₉	S ₀	S ₀	0	0
011	S ₁₀	S ₀	S ₀	1	0
100	S ₁₁	S_0	S ₀	0	0
101	S ₁₂	S ₀	S ₀	1	0
110	S ₁₃	S_0	S ₀	0	0
111	S ₁₄	S ₀	S ₀	0	0

State Reduction

Row Matching Method

Initial State Transition Table:

		Next 3	State	Out	put
Input Sequence	Present State	X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S_4	0	0
1	S ₂	S_5	S_6	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S ₁₀	0	0
10	S ₅	S ₁₁	S ₁₂	0	0
11	S ₆	S ₁₃	S ₁₄	0	0
000	S ₇	S ₀	S ₀	0	0
001	S ₈	S ₀	S ₀	0	0
010	S ₉	S ₀	S ₀	0	0
011	S ₁₀	S ₀	S ₀	1	0
100	S ₁₁	S ₀	S ₀	0	0
101	S ₁₂	S ₀	S ₀	1	0
110	S ₁₃	S ₀	S ₀	0	0
111	S ₁₄	S ₀	S ₀	0	0
			@ B 11 1	/ .	

. .

_____ © R.H. Katz 🛛 Transparency No. 9-10 🥔

Contemporary Logic Design FSM Optimization

Row Matching Method

		Next	State	Out	put
Input Sequence	Present State	X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S_2	0	0
0	S ₁	S ₃	S_4	0	0
1	S ₂	$\tilde{S_5}$	S_6^{\cdot}	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S'10	0	0
10	S_5	S_{11}	S'10	0	0
11	S ₆	S ₁₃	S ₁₄	0	0
000	S ₇	S ₀	S_0	0	0
001	S ₈	S ₀	S ₀	0	0
010	S ₉	S	S	0	0
011 or 101	S' ₁₀	S	S	1	0
100	S ₁₁	S	S ₀	0	0
110	S_{13}	S ₀	S ₀	0	0
111	S ₁₄	S_0^0	S ₀	0	0

Contemporary Logic Design FSM Optimization

Row Matching Method

		Next	State	Out	put
Input Sequence	Present State	X=0	X=1	X=0	X=1
Reset	S ₀	S ₁	S ₂	0	0
0	S ₁	S ₃	S_4^-	0	0
1	S ₂	$\tilde{S_5}$	S ₆	0	0
00	S ₃	S ₇	S ₈	0	0
01	S ₄	S ₉	S'10	0	0
10	S_5	S ₁₁	S' ₁₀	0	0
11	S ₆	S ₁₃	S ₁₄	0	0
000	S ₇	S ₀	S ₀	0	0
001	S ₈		S ₀	0	0
010	S ₉	S ₀	S ₀	0	0
011 or 101	S' ₁₀	S_0	S_0	1	0
100	S ₁₁	S_0	S_0	0	0
110	S ₁₃		S ₀	0	0
111	S ₁₄	S ₀	$\tilde{S_0}$	0	0

State Reduction Row Matching Metho	od			Conten FSM O	nporary <i>ptimizati</i>	Logic Design on
Input Sequence	Present State	Next X=0	State X=1	Out X=0	put X=1	
Reset	S ₀	S_1	S	0	0	
0 1	S ₁ S ₂	S ₃ S ₅	S ₄ S ₆	0 0	0 0	
00	S ₃	S ₇	S' ₇	0	0	
01 10	S ₄ S ₅	57 S	S ₁₀	0	0	
11	S ₆	S ₇	S ₇	0	0	
not (011 or 101)	S' ₇	S ₀	S ₀	0	0	
011 or 101	S' ₁₀	S ₀	S_0	1	0	

State Reduction Row Matching Methe	od			Conten FSM O	nporary o <i>timiza</i> i	Logic D tion	esign
Input Sequence Reset 0 1 00 1 00 1 01 10 11 not (011 or 101) 011 or 101	Present State S_0 S_1 S_2 S_2 S_3 S_4 S_5 S_5 S_6 S_7 S_{10}'	Next X = 0 S_1 S_3 S_5 S_7 S_7 S_7 S_7 S_7 S_7 S_0 S_0	State X = 1 S ₂ S ₄ S ₆ S'7 S ¹ 0 S'10 S'7 S ₀ S ₀	Out X =0 0 0 0 0 0 0 0 1	Dut X=1 0 0 0 0 0 0 0		
			© R H Kai	7 Transr	narency I	No 9-14 -	

State Reduction Row Matching Method

			Next	State	Out	put
	Input Sequence	Present State	X=0	X=1	X=0	X=1
	Reset	S0	S1	S 2	0	0
Final Reduced	0	S1	S3'	S4'	0	0
State Transition Table	1	S2	S4'	S3'	0	0
	00 or 11	S3'	S7'	S7'	0	0
	01 or 10	S4'	S7'	S10'	0	0
	not (011 or 101)	S7'	S 0	S0	0	0
	011 or 101	S10'	S0	S0	1	0

Corresponding State Diagram

🛓 🖾 R.H. Katz 🛛 Transparency No. 9-15 🥔

Contemporary Logic Design FSM Optimization

Row Matching Method

- Straightforward to understand and easy to implement
- Problem: does not allows yield the most reduced state table!

Example: 3 State Odd Parity Checker

	Next	State	
Present State	X=0	X=1	Output
S ₀	S ₀	S ₁	0
S ₁	S_1	S ₂	1
S ₂	S ₂	S_1	0

No way to combine states S0 and S2 based on Next State Criterion!

State Reduction Implication Chart Method

New example FSM:

Single input X, Single output Z

Output a 1 whenever the serial sequence 010 or 110 has been observed at the inputs

State transition table:

		Next	State	Output		
Input Sequence	Present State	X=0	X=1	X=0	<u>X=1</u>	
Reset	S ₀	S ₁	S ₂	0	0	
0	S ₁	S ₃	S_4^-	0	0	
1	S_2	$\tilde{S_5}$	S ₆	0	0	
00	S ₃	S ₀	S_0	0	0	
01	$\tilde{S_4}$	S ₀	S ₀	1	0	
10	S ₅	S ₀	S ₀	0	0	
11	$\tilde{S_6}$	S ₀	S ₀	1	0	

State Reduction

Implication Chart

Filling in the Implication Chart

```
Entry Xij — Row is Si, Column is Sj
```

Si is equivalent to Sj if outputs are the same and next states are equivalent

Xij contains the next states of Si, Sj which must be equivalent if Si and Sj are equivalent

If Si, Sj have different output behavior, then Xij is crossed out

Example: S0 transitions to S1 on 0, S2 on 1; S1 transitions to S3 on 0, S4 on 1;

So square X<0,1> contains entries S1-S3 (transition on zero) S2-S4 (transition on one)

Contemporary Logic Design FSM Optimization

Multiple Input State Diagram Example

Present	I	Output			
State	00	01	10	11	
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S_3	S_1	S_5	0
S ₂	S_1	S_3	S_2	S_4	1
S_3	S_1	S_0	S_4	S_5	0
S_4	S_0	S_1	S_2	S_5	1
S ₅	S₁	S₄	S_0^-	S_5	0

Symbolic State Diagram

Contemporary Logic Design FSM Optimization

Implication Chart Method

The detailed algorithm:

- 1. Construct implication chart, one square for each combination of states taken two at a time
- 2. Square labeled Si, Sj, if outputs differ than square gets "X". Otherwise write down implied state pairs for all input combinations
- 3. Advance through chart top-to-bottom and left-to-right. If square Si, Sj contains next state pair Sm, Sn and that pair labels a square already labeled "X", then Si, Sj is labeled "X".
- 4. Continue executing Step 3 until no new squares are marked with "X".
- 5. For each remaining unmarked square Si, Sj, then Si and Sj are equivalent.

Contemporary Logic Design FSM Optimization

When FSM implemented with gate logic, number of gates will depend on mapping between symbolic state names and binary encodings

4 states = 4 choices for first state, 3 for second, 2 for third, 1 for last = 24 different encodings (4!)

Example for State Assignment: Traffic Light Controller

	HG	ΗY	FG	FY		HG	ΗY	FG	FY		Input	s	Present State	Next State		Outputs	;
•	00	01	10	11	-	10	00	01	11	С	TL	TS	$Q_1 Q_0$	$P_1 P_0$	ST	$H_1 H_0$	$F_1 F_0$
	00	01	11	10		10	00	11	01	0	Х	Х	HG	HG	0	00	10
	00	10	01	11		10	01	00	11	Х	0	Х	HG	HG	0	00	10
	00	10	11	01		10	01	11	00	1	1	Х	HG	HY	1	00	10
	00	11	01	10		10	11	00	01	Х	Х	0	HY	HY	0	01	10
	00	11	10	01		10	11	01	00	Х	Х	1	HY	FG	1	01	10
	01	00	10	11		11	00	01	10	1	0	X	FG	FG	Ó	10	00
	01	00	11	10		11	00	10	01	0	x	X	FG	FY		10	00
	01	10	00	11		11	01	00	10	Ň	1	X	FG	FV		10	00
	01	10	11	00		11	01	10	00		I V	^				10	00
	01	11	00	10		11	10	00	01	X	X	0		FY	0	10	01
	01	11	10	00		11	10	01	00	Х	Х	1	⊢Y	HG	I 1	10	01

24 state assignments for the traffic light controller

Symbolic State Names: HG, HY, FG, FY

Contemporary Logic Design FSM Optimization

Pencil & Paper Heuristic Methods

State Maps: similar in concept to K-maps If state X transitions to state Y, then assign "close" assignments to X and Y

Contemporary Logic Design FSM Optimization

Paper and Pencil Methods

Minimum Bit Distance Criterion

	First Assignment Second Assignment							
Transition	Bit Changes	Bit Changes						
S0 to S1:	2	1						
S0 to S2:	3	1						
S1 to S3:	3	1						
S2 to S3:	2	1						
S3 to S4:	1	1						
S4 to S1:	2	_2						
	13	7						

Traffic light controller: HG = 00, HY = 01, FG = 11, FY = 10 yields minimum distance encoding but not best assignment!

Contemporary Logic Design FSM Optimization

Paper & Pencil Methods

Alternative heuristics based on input and output behavior as well as transitions:

Highest Priority

Adjacent assignments to:

states that share a common next state (group 1's in next state map)

states that share a common ancestor state (group 1's in next state map)

Medium Priority

states that have common output behavior (group 1's in output map)

Contemporary Logic Design FSM Optimization

Paper & Pencil Methods

Another Example: 4 bit String Recognizer

Highest Priority: (S3', S4'), (S7', S10')

Medium Priority: (S1, S2), 2x(S3', S4'), (S7', S10')

Lowest Priority: 0/0: (S0, S1, S2, S3', S4', S7') 1/0: (S0, S1, S2, S3', S4', S7')

Paper & Pencil Methods

State Map 00 = Reset = S0Q1 Q0 Q1 Q0 Q2 00 01 11 10 00 01 11 Q2 10 (S1, S2), (S3', S4'), (S7', S10') 0 **S0 S0** 0 placed adjacently 1 1 **Q1 Q0** Q1 Q0 00 01 11 10 00 Q2 01 11 10 **S0** 0 S3' **S0** 0 S4' 1 S10' S7' 1 Q1 Q0 Q2 Q1 Q0 01 11 10 Q^{2} 00 01 11 10 S3' S3' **S0** S7' **S0** 0 0 S10' S7' S10' S4' S4' 1 1 Q1 Q0 Q2 00 Q1 Q0 00 Q2 01 11 10 00 01 11 10 S3' S7' **S0 S1** S3' 0 0 **S0 S1 S2** S4' S10' S7' **S2** S4' S10' 1 1 (b) (a)

Contemporary Logic Design

FSM Optimization

Contemporary Logic Design FSM Optimization

