

**Problem 1 (14 points)**

[4 pts.] a) Find the minimal sum-of-products form for  $Y = \sum(3, 6, 7, 8, 9, 10, 11, 15)$  using variables  $A_3 A_2 A_1 A_0$ . (For example, minterm 3 =  $\bar{A}_3 \bar{A}_2 A_1 A_0$ .)

$$Y = A_1 A_0 + A_3 \bar{A}_2 + \bar{A}_2 A_2 A_1$$

$A_3$	$A_2$	$A_1$	$A_0$
0	0	1	1
0	0	1	0
0	1	0	1
0	1	0	0
1	0	0	1
1	0	1	0
1	1	1	0
1	1	1	1

[4 pts.] b) Find the minimal product-of-sums form for  $Y = \sum(3, 6, 7, 8, 9, 10, 11, 15)$  using variables  $A_3 A_2 A_1 A_0$ . (For example, For example, minterm 3 =  $\bar{A}_3 \bar{A}_2 A_1 A_0$ .)


$$Y = \bar{A}_3 \cdot \bar{A}_1 + A_2 \cdot \bar{A}_1 + \bar{A}_3 \bar{A}_2 \bar{A}_0 + A_1 A_2 \bar{A}_0$$

$$Y = (A_0 + A_1)(\bar{A}_1 + A_1)(A_1 A_2 + A_0)(\bar{A}_3 + \bar{A}_2 + A_1)$$

0	0	1	0
0	0	1	1
0	0	1	0
1	1	1	1

[6 pts.] c) State minimization. For the following state table, determine which states are equivalent.

Present State	Input	Output	Next State
S0	0	0	S0
S0	1	0	S1
S1	0	1	S0
S1	1	1	S1
S2	0	0	S2
S2	1	0	S3
S3	0	1	S2
S3	1	1	S3
S4	0	0	S2
S4	1	0	S0
S5	0	0	S0
S5	1	0	S2
S6	0	0	S4
S6	1	0	S5




$$\begin{aligned} S_2 &= S_0 \\ S_1 &= S_3 \\ S_4 &= S_5 \end{aligned}$$

**Problem 2 (6 points)**

**KEY**

You are given a 200-meter length of cable with impedance 50 ohms and propagation velocity  $2 \times 10^8$  m/s. The source end is driven with a 0-ohm impedance. The load end is open circuited. An oscilloscope probe (with 10-meg ohm input impedance) is connected to the cable 100 meters from the source, as shown below:











$$t = \frac{d}{v} = \frac{10^2}{2 \times 10^8} = 0.5\mu s$$

$$\Gamma = \frac{0-Z_0}{0+Z_0} = -1$$

oscilloscope probe location


$$\Gamma = \frac{\infty-Z_0}{\infty+Z_0} = +1$$

$V_0$  switches at time  $t = 0$ , as shown. Sketch the voltage seen on the oscilloscope for  $0 < t < 10\mu s$ . ( $V_0$  is initially at 5V,  $-\infty < t < 0$ .)



### Problem 3 Serial LED PWM Display (25 points)

In this problem, you will design the data path and controller state diagram for a 16-element LED display. The brightness of each LED is controlled by its duty cycle (using pulse width modulation), which is specified by a 4-bit value (0/15, 1/15, 2/15, ..., 15/15) stored in a  $16 \times 4$  RAM. All components are driven by a 10MHz system clock. The data (on/off for each LED) is shifted into the display shift register in  $1.6\mu s$ , then displayed for  $24.0\mu s$ .



- [11 pts.] a) Complete a detailed block diagram of the data path for the LED PWM Display, using up to three CB4RE synchronous binary counters, one COMPM4 4-bit magnitude comparator, and one COMP4 identity comparator. Note that CB4RE has both a TC output =  $Q_3 \cdot Q_2 \cdot Q_1 \cdot Q_0$  and CEO =  $TC \cdot CE$ . Also, SR4RE shifts left.

### Problem 3 (cont.)


[1 pts.] b) List the input signals to the data path that come from the control FSM.

RESET  
PWMCOUNT  
DISPEN

[1 pts.] c) List the output signals from the data path that are inputs to the control FSM.

MAXDUTY  
ENDROW  
COUNT25~~15~~

[10 pts.] d) Draw (a) state diagram(s) for a control FSM that will continuously turn on each LED for a fraction of time proportional to the value of its corresponding RAM location. (For example, if address 3 has contents 8, then LED3 should be on 8/15 of the display enable time.) Do not use more than 3 states. Ensure that FSM and data path start correctly.




Note: PWMCOUNT goes 0..14, so that  
data=0 is off ( $A=B=0$ ) and data=15 is on fully  
( $A>B \Leftrightarrow A=15, B \leq 14$ ).

[2 pts.] e) Why does the clock to the shift register need to be as fast as possible?

So that the LEDs can be enabled for as long as possible to increase brightness and brightness range.

### Problem 4 (cont.) – Data paths

a.




**Bold**  
Vers #1  
timing diagram  B  
Vers #2  
A

Are bus conflicts possible?

yes when  
If yes, state where they occur:

edge 1.5, 2.5 RAM reading + MBRout

b.




timing diagram  A | B  
(from page 9)

Are bus conflicts possible?

yes  
If yes, state where they occur:  
edge 3, edge 2  
possible garbage writes

c.



timing diagram  D | C  
(from page 9)

Are bus conflicts possible?

yes  
If yes, state where they occur:


between 2.5 & 3

↑ 1, 3, 4 (+ E)

(OE, RBUSAT, CS)  
simultaneous

### Problem 4 – Data paths (cont.)

d.



Bold


timing diagram  G // +  
(from page 9)

Are bus conflicts possible?

No

If yes, state where they occur:

e.




timing diagram  E | F  
(from page 9)

Are bus conflicts possible? Yes

If yes, state where they occur:

edge 3, 1, 4  
(OE, RBUSOUT glitchy)

f.



timing diagram  C | D  
(from page 9)

Are bus conflicts possible?


Yes

If yes, state where they occur:

edge 2, edge 4

### Problem 4 – Data paths (cont.)

g.



B1d

H G

timing diagram  H

Are bus conflicts possible?

Yes

If yes, state where they occur:

between 2,5+3,0, 4+6

(random location) (since RBUSOUT + CS  
can have glitches)

clock edge 1: NOP

clock edge 1.5: NOP

clock edge 2: H<sub>i2</sub> → IR

clock edge 2.5: MBR → RAM[IR]

clock edge 3: NOP


clock edge 4: RAM[IR] → MBR

### Problem 5 (15 points)

[12 pts.] a) Using the data path on page 11 and microprogrammed controller on page 12, write a microprogram, in symbolic form, to execute the following register transfer operations in the order listed:

<u>RTN</u>	<u>Microcode</u>
1) RAM[IR] → MBR	Do IRout / Nop / Nop / NOPMR (setup IRout) Do PCout / Nop / READ / MBRLOAD
2) RAM[PC] → IR	Do IRout / IRLOAD / READ / NOMBR (uses PC addr).
3) MBR → RAM[IR]	Do IRout / Nop / WRITEF Do IRout / Nop / WRITEI
4) PC+1 → PC	Do IRout / Nop / PC+1 / No MBR


[3 pts.] b) Assuming the RTN in part (a) represents the execute portion of an instruction cycle, state in a sentence what assembly language instruction is being executed, e.g., ADD or LOAD or BRN or DJNZ or ?. (Assume the PC has already been incremented after the instruction fetch.)




The instruction is a move from memory to memory instruction,  
using 2 instruction words as in Mov SRC, DST

## Problem 6 FSM Microprogram Analysis (12 points)

Consider the given FSM: Each FF has setup time  $t_{su}$ , hold time  $t_{hld}$ , for D and CE inputs. Propagation delay for each FF is  $\geq t_{ckoMIN}$  and  $\leq t_{ckoMAX}$ . Inverter delay is  $T_{INV}$ .  $t_{su}$  and  $t_{hld}$  are less than 10 ns.



- [2 pts.] a) Assuming proper operation, draw the state diagram for the FSM, assuming  $T_3 = T_4 = 0$  ns. Use notation for the state as  $(Q_1\ Q_0)$ .



Problem 6 (cont.)


[2 pts.] b) With  $\text{ENABLE} = 1$ ,  $T_3 = T_4 = 0 \text{ ns}$ , what is the minimum clock period? (Express algebraically.)

$$\text{period} \geq t_{\text{sat}} + t_{\text{ckomin}} + \max(T_1, T_2 + T_{\text{inv}})$$

[2 pts.] c) With  $T_3 = T_4 = T_5 = 0 \text{ ns}$ ,  $T_6 = 50 \text{ ns}$ , and clock period = 100 ns, an asynchronous input  $\text{ENABLE}$  lasting 50 ns is input to the FSM. Estimate the chance of violating a setup or hold time on either FF, assuming uniform distribution of the  $\text{ENABLE}$  input change.


chance of violation:

Either leading or trailing edge  
could cause setup or hold violation



$$\frac{2(t_{\text{sat}} + t_{\text{hold}})}{100 \text{ ns}}$$

[3 pts.] d) With  $T_3 = T_5 = T_6 = 0$ , and  $\text{ENABLE} = 1$ , what is the maximum  $T_4$  for proper operation of the FSM?



Constraint #1 (Hold time on FF1)

$$T_4 + t_{\text{hold}} < t_{\text{ckomin}} + T_1$$

$$T_4 < t_{\text{ckomin}} + T_1 - t_{\text{hold}}$$

$$T_4 \leq \min(t_{\text{ckomin}} + T_1 - t_{\text{hold}}, T - t_{\text{ckomax}} - T_2 - T_{\text{inv}} - t_{\text{sat}}) \quad \text{Constraint #2 (Setup on FF0)}$$

[3 pts.] e) With  $T_4 = T_5 = T_6 = 0$ , and  $\text{ENABLE} = 1$ , what is the maximum  $T_3$  for proper operation of the FSM?

$$T_3 \leq$$

$$\min(t_{\text{ckomin}} + T_2 + T_{\text{inv}} - t_{\text{hold}},$$

$$T - t_{\text{ckomax}} - T_1 - t_{\text{sat}})$$