


Problem 1 (10 points)

KEY

Fall (998) Mean = 67
 Std = 15

Complete the state table for the Mealy-type FSM:
 Holding in a state is implicit. Unspecified outputs
 are implicitly unasserted.

Inputs A B	Present State	Next State	Output
0 0	S0	S0	0
0 1	S0	S1	0
1 0	S1	S0	0
1 1	S1	S2	0
0 0	S2	S2	0
1 0	S2	S3	0
0 1	S3	S2	0
1 1	S3	S4	0
0 0	S4	S4	0
1 0	S4	S5	0
0 1	S5	S4	0
1 1	S5	S6	0
0 0	S6	S6	0
1 0	S6	S7	0
0 1	S7	S6	0
1 1	S7	S7	0



Fall (998) Mean = 67
 Std = 15

Problem 2 (14 points)

KEY

[6 pts.] a) Find the minimal sum-of-products form for

$$Y = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + ABC\bar{D}$$

$$+ \bar{A}B(\bar{C}D + CD) + AB(CD + \bar{C}D)$$

$$Y = \bar{B} \cdot D + \bar{B} \cdot \bar{D}$$

[4 pts.] b) Find the minimal product-of-sums form for

$$Y = A \cdot \bar{D} + \bar{A}B \cdot D$$

$$Y = \frac{(A + \bar{D})(A + D)(A + \bar{B})}{(A + \bar{D})(A + D)(\bar{B} + \bar{D})}$$

$$\bar{Y} = \bar{A}\bar{D} + A\bar{D} + \bar{A} \cdot B$$

$$Y = A \cdot D + B \cdot D + \bar{A} \cdot \bar{D}$$

[6 pts.] c) State minimization. For the following state table, determine which states are equivalent.

Present State	Input	Output	Next State
S0	0	0	S0
S0	1	0	S1
S1	0	1	S2
S1	1	0	S6
S2	0	0	S3
S2	1	0	S5
S3	0	0	S2
S3	1	0	S6
S4	0	1	S4
S4	1	0	S4
S5	0	1	S5
S5	1	0	S4
S6	0	1	S3
S6	1	0	S2

CD	A B	AB	CD
00	0 0	0 1	1 0
01	1 0	1 1	1 1
11	1 1	0 1	0 1
10	0 1	0 0	0 0

$$S_3 = S_2 \\ S_5 = S_4$$


S1	X		
S2	X	X	
S3	X	X	X
S4	X	X	X
S5	X	X	X
S6	X	X	X
S7	X	X	X

Problem 3 (24 points)

KEY

- [8 pts.] a) Using the data path on page 8, and the timing diagram below, list in register transfer notation (RTN), the operation which is occurring on the rising edge of the clock. (Note: This timing diagram is independent of the controller on page 9.)

- clock edge 1: RTN garbage → MAR
 clock edge 2: RTN PC → MAR, PC+1 → PC PC = 200, MAR = 2000
 3: RTN RAM[MAR] → IR, garbage → MAR IR = 0800, MAR = 0800
 4: RTN IR → MAR
 5: RTN PC → MAR, RAM[MAR] → AC → AC MAR = 2001, AC = 2001
 6: RTN PC+1 → PC, RAM[MAR] → IR, garbage → MAR MAR = 2001, AC = 2003
 7: RTN IR → MAR MAR = 0000
 8: RTN IR → MAR, AC → RAM[MAR]



- [8 pts.] b) The initial values for the registers are: PC = 0x2000, IR = 0x0800, AC = 0x1212. The RAM contents are:

Address	Data
0x0800	0x1111
0x0801	0x2222
0x0802	0x3333
0x2000	0x0800
0x2001	0x0801
0x2002	0x0802

Complete the timing diagram above for the Data Bus and address bus. If value is undefined, indicate by ???. Also indicate tri-state (HZ) conditions.

- [3 pts.] c) Assuming WFE is clean, considering timing skew and possible glitches, is there a potential problem near the rising edge of clock 7? If so, briefly state the problem.

There is a potential problem since the address lines are changing just after the rising edge of clock 7. It is possible that data could be written to multiple addresses. Also, there is the possibility of bus conflict due to OEL and RBUSOUT being asserted at the same time.

- [3 pts.] d) Assuming WFE is clean, considering timing skew and possible glitches, is there a potential problem near the rising edge of clock 8? If so, briefly state the problem.

ALU control lines and RBUSOUT control line may have glitches after the rising edge of clock 8. If the WE is delayed by timing skew, incorrect data could be written to RAM.

- [2 pts.] e) Is the memory address register needed for this design? Explain why or why not.

Yes. Otherwise the address lines would not be held stable during a write cycle. At clock edge 6, IR → MAR needs to load the address register a clock cycle before WE is asserted to prevent the problem mentioned in part c) above.

Problem 4 Microprogramming (10 points) KEY

Using the data path on page 8 and microprogrammed controller on page 9, write a microprogram, in symbolic form, to execute the following algorithm: (Recall $AC < 15 > = 0$ is bit 15 of AC.)

```

IR → MAR
while (AC<15>=0)
  {RAM [MAR] plus AC → AC, IR → MAR
   PC+1 → PC, IR → MAR}
   AC → RAM [MAR]
   PC → MAR
   RAM [MAR] → IR
  }

```

You have two micro-instructions available, DO and JMP.

Label	Operation	Comment
Loop	Do IRead	IR → MAR
	JMP(AC<15>) NEFT	garbage → MAR during JMP
	Do TRead	TR → MAR
	Do IRead, ACLOAD, Y=A,B, READ	RAM [MAR] + AC → AC
NEFT	Do TRead, PC+1	PC+1 → PC, TR → MAR (Can read and PC+1 on same clock if desired/ since OE is asserted by default.)
	JMP(AC<15>) LOOP	AC → RAM [MAR]
	Do TRead	PC → MAR
	Do TRead, Y=A, WRITE0	
	Do PC+1, Y=A, WRITE1	
	Do TRead, READ	RAM [MAR] → IR


Problem 5 (12 points)

Using the data path on page 8, draw a state diagram(s) for a Moore-type FSM(s) which will control the following operations:


- 1) IR → MAR
- 2) AC → RAM [MAR]
- 3) AC plus RAM [MAR] → AC
- 4) PC+1 → PC

Necessary control signals:
[TRead, MARLOAD, RReadout, OE, WE,
PC+1, ACLOAD, ALUOp,]

Your state diagram must show all asserted control signals and your design should tolerate timing skew without causing bus conflicts or incorrect memory operations. Explicitly show deglitching states.



State machine on negative clock to deglitch WE.




Problem 6 FSM Microprogram Analysis (30 points) KEY

Complete the timing diagram for the computer data path on page 8 and the microprogrammed controller shown on page 9. All components are synchronous. Partial microprogram ROM contents in Hexadecimal are:

Address	Hex Data	SRC	DST	ALU	MEM	PORT	REG	EA	R/H
0	0x73			00	11				
1	0x60	1	10	00	00	PORT	IR&I	RA	REG
2	0x30	0	11	00	03	PORT	REG	RA	READ
3	0x44	1	00	01	00	PORT	ACLOAD	IR	REG
4	0x71	1	11	00	01	PORT	M0	EA	WRITE
5	0x72	1	11	00	10	PORT	M0	EA	WRITE
6	0xE0	JMP(true)	000						

The initial values for the data path registers are: PC = 0x2000 IR = 0x0900 AC = 0x1212. The RAM contents are: address 0x0800 = 0x1111; address 0x0801 = 0x2222; address 0x0802 = 0x3333; address 0x2000 = 0x0800; address 0x2001 = 0x0801; address 0x2002 = 0x0802.



clock edge

3) RAM[000] → IR IR=0800

4) IR→MAR

5) PC→MAR, RAM[800] → AC (AC=1111)