



**Problem 1 (10 points)**

**KEY**

Full (498)

mean = 67  
Std = 15

Complete the state table for the Mealy-type FSM:  
Holding in a state is implicit. Unspecified outputs are implicitly unasserted.



Inputs A B	Present State	Next State	Output
00	S0	S0	0
01	S0	S1	0
10	S0	S4	0
11	S0	S3	0
00	S1	S0	0
01	S1	S2	0
10	S1	S4	0
11	S1	S3	0
00	S2	S1	0
01	S2	S3	0
10	S2	S4	0
11	S2	S3	0
00	S3	S0	0
01	S3	S1	0
10	S3	S2	0
11	S3	S4	0
00	S4	S0	0
01	S4	S1	0
10	S4	S2	0
11	S4	S3	0
00	S5	S5	0
01	S5	S5	0
10	S5	S5	0
11	S5	S5	0
00	S6	S6	0
01	S6	S6	0
10	S6	S6	0
11	S6	S6	0
00	S7	S7	0
01	S7	S7	0
10	S7	S7	0
11	S7	S7	0


**Problem 2 (14 points)**

**KEY**

[4 pts.] a) Find the minimal sum-of-products form for

$$Y = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}B\bar{C}D + CD + AB(CD + \bar{C}\bar{D})$$


$$Y = \bar{B} \cdot D + \bar{B} \cdot \bar{D}$$



[4 pts.] b) Find the minimal product-of-sums form for

$$Y = A \cdot \bar{D} + \bar{A}B \cdot D$$

$$Y = \frac{(A + \bar{D})(A + D)(\bar{A} + B)}{(\bar{A} + D)(A + D)(\bar{B} + D)}$$




[6 pts.] c) State minimization. For the following state table, determine which states are equivalent.

Present State	Input	Output	Next State
S0	0	0	S0
S0	1	0	S1
S1	0	1	S2
S1	1	0	S6
S2	0	0	S3
S2	1	0	S6
S3	0	0	S2
S3	1	0	S6
S4	0	1	S4
S4	1	0	S4
S5	0	1	S4
S5	1	0	S4
S6	0	1	S2
S6	1	0	S2

$$S3 = S2$$

$$S5 = S4$$




**Problem 3 (24 points)**

KEY

[8 pts.] a) Using the data path on page 8, and the timing diagram below, list in register transfer notation (RTN), the operation which is occurring on the rising edge of the clock. (Note: This timing diagram is independent of the controller on page 9.)

clock edge 1: RTN  $q_{bus} \rightarrow MAR$   
 clock edge 2: RTN  $PC \rightarrow MAR, PC+1 \rightarrow PC$   $PC=2000, MAR=2000$   
 3: RTN  $RAM[MAR] \rightarrow IR, q_{bus} \rightarrow MAR$   $IR=0800, MAR=333$   
 4: RTN  $IR \rightarrow MAR$   $MAR=0800$   
 5: RTN  $PC \rightarrow MAR, RAM[MAR] \rightarrow AC$   $MAR=2001, RAM[0800]=A$   
 6: RTN  $PC+1 \rightarrow PC, RAM[MAR] \rightarrow IR, q_{bus} \rightarrow MAR$   $PC=2002, RAM[0800]=A$   
 7: RTN  $IR \rightarrow MAR$   $MAR=801$   
 8: RTN  $IR \rightarrow MAR, AC \rightarrow RAM[MAR]$



(CSL tied to ground)  
 MARLOAD=1

[8 pts.] b) The initial values for the registers are: PC = 0x2000, IR = 0x0800, AC = 0x1212. The RAM contents are:

KEY

Address	Data
0x0800	0x1111
0x0801	0x2222
0x0802	0x3333
0x2000	0x0800
0x2001	0x0801
0x2002	0x0802

Complete the timing diagram above for the Data Bus and address bus. If value is undefined, indicate by ??? Also indicate tri-state (HiZ) conditions.

[3 pts.] c) Assuming WE is clean, considering timing skew and possible glitches, is there a potential problem near the rising edge of clock 7? If so, briefly state the problem.

There is a potential problem since the address lines are changing just after the rising edge of clock 7. It is possible that data could be written to multiple addresses. Also, there is the possibility of bus conflict due to OEL and RASOUT being asserted at the same time.

[3 pts.] d) Assuming WE is clean, considering timing skew and possible glitches, is there a potential problem near the rising edge of clock 8? If so, briefly state the problem.

ALU control lines and RBUSOUT control line may have glitches after the rising edge of clock 8. If the WE is delayed by timing skew, incorrect data could be written to RAM.

[2 pts.] e) Is the memory address register needed for this design? Explain why or why not.

Yes. Otherwise the address lines would not be held stable during a write cycle. At clock edge 6,  $IR \rightarrow MAR$  needs to load the address register a clock cycle before WE is asserted to prevent the problem mentioned in part c) above.

**Problem 4 Microprogramming (10 points) KEY**

Using the data path on page 8 and microprogrammed controller on page 9, write a microprogram, in symbolic form, to execute the following algorithm: (Recall AC<15> is bit 15 of AC.)

```

IR → MAR
while (AC<15>=0)
  [RAM [MAR] plus AC → AC, IR → MAR
  PC+1 → PC, IR → MAR]
AC → RAM [MAR]
PC → MAR
RAM [MAR] → IR
  
```

You have two micro-instructions available, DO and JMP.

Label	Operation	Comment
Loop	DO I, R05T JMP (AC<15?) NEXT	IR → MAR garbage → MAR during JMP
	DO T, R05T	IR → MAR
	DO I, R05T, ACLOAD, Y=A, B	IR → MAR
	DO T, R05T, PC+1	RAM [MAR] + AC → AC PC+1 → PC, IR → MAR
NEXT	JMP (AC<15?) LOOP DO T, R05T DO I, R05T, Y=A, WRITE0 DO PC05T, Y=A, WRITE1 DO I, RLOAD, READ	(Can read and PC+1 on same clock if designed, since OE is asserted by default. AC → RAM [MAR] PC → MAR RAM [MAR] → IR

**Problem 5 (12 points)**



Using the data path on page 8, draw a state diagram(s) for a Moore-type FSM(s) which will control the following operations:

- 1) IR → MAR
- 2) AC → RAM [MAR]
- 3) AC plus RAM [MAR] → AC
- 4) PC+1 → PC

Necessary control signals:

T, R05T, MARLOAD, R0550T, OE, WE, PC+1, ACLOAD, ALU[0:0]

Your state diagram must show all asserted control signals and your design should tolerate timing skew without causing bus conflicts or incorrect memory operations. Explicitly show deglitching states.




**Problem 6 FSM Microprogram Analysis (30 points)**

**KEY**

Complete the timing diagram for the computer data path on page 8 and the microprogrammed controller shown on page 9. All components are synchronous. Partial microprogram ROM contents in Hexadecimal are:

Address	Hex Data	SRC	DST	ALU	MEM	PCNT	MP	YA	PAH
0	0x73	1	11	00	00	00	PCNT	MP	YA
1	0x60	1	10	00	00	00	PCNT	TRAD	YA
2	0x30	0	11	00	00	00	PCNT	MP	YA
3	0x44	1	00	01	00	00	PCNT	ALOAD	YR
4	0x71	1	11	00	01	01	PCNT	MP	YA
5	0x72	1	11	00	10	10	PCNT	MP	YA
6	0xE0	(MP[the])	000						WANE

The initial values for the data path registers are: PC = 0x2000 IR = 0x0900 AC = 0x1212. The RAM contents are: address 0x0800 = 0x1111; address 0x0801 = 0x2222; address 0x0802 = 0x3333; address 0x2000 = 0x0800; address 0x2001 = 0x0801; address 0x2002 = 0x0802.



(CS1 tied to ground) MARLOAD=1

Clock edge

- 3) RAM[2000] → IR    IR = 0800  
PC → MMAR
- 4) IR → MMAR
- 5) PC → MAR, RAM[800] → AC    (AC = 1111)